XC3S1000-4FG456C Xilinx Inc, XC3S1000-4FG456C Datasheet - Page 82

no-image

XC3S1000-4FG456C

Manufacturer Part Number
XC3S1000-4FG456C
Description
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC3S1000-4FG456C

Package
456FBGA
Family Name
Spartan®-3
Device Logic Units
17280
Device System Gates
1000000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
333
Ram Bits
442368
Case
BGA
Dc
05+

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1000-4FG456C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3S1000-4FG456C
Manufacturer:
XILINX
Quantity:
8 000
Part Number:
XC3S1000-4FG456C
Manufacturer:
XILINX
0
Part Number:
XC3S1000-4FG456C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC3S1000-4FG456C
Quantity:
1 100
Part Number:
XC3S1000-4FG456C0961
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC3S1000-4FG456C0974
Manufacturer:
XILINX
0
Spartan-3 FPGA Family: DC and Switching Characteristics
Internal Logic Timing
Table 50: CLB Timing
82
Notes:
1.
2.
3.
Clock-to-Output Times
T
Setup Times
T
T
Hold Times
T
T
Clock Timing
T
T
F
Propagation Times
T
Set/Reset Pulse Width
T
AS
AH
CKO
DICK
CKDI
CH
CL
TOG
ILO
RPW_CLB
The numbers in this table are based on the operating conditions set forth in
The timing shown is for SLICEM.
For minimums, use the values reported by the Xilinx timing analyzer.
Symbol
When reading from the FFX (FFY) Flip-Flop,
the time from the active transition at the CLK
input to data appearing at the XQ (YQ) output
Time from the setup of data at the F or G input
to the active transition at the CLK input of the
CLB
Time from the setup of data at the BX or BY
input to the active transition at the CLK input of
the CLB
Time from the active transition at the CLK input
to the point where data is last held at the F or
G input
Time from the active transition at the CLK input
to the point where data is last held at the BX or
BY input
CLB CLK signal High pulse width
CLB CLK signal Low pulse width
Maximum toggle frequency (for export control)
The time it takes for data to travel from the
CLB’s F (G) input to the X (Y) output
The minimum allowable pulse width, High or
Low, to the CLB’s SR input
Description
www.xilinx.com
0.46
1.27
0.25
0.69
0.76
0.69
Min
0
Table
-
-
-
-5
31.
Max
0.63
0.53
725
Speed Grade
-
-
-
-
-
DS099-3 (v2.5) December 4, 2009
0.53
1.57
0.29
0.79
0.79
0.87
Min
0
-
-
-
-4
Product Specification
Max
0.72
0.61
630
-
-
-
-
-
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC3S1000-4FG456C