XC5VLX50T-1FFG665I Xilinx Inc, XC5VLX50T-1FFG665I Datasheet - Page 173

FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA

XC5VLX50T-1FFG665I

Manufacturer Part Number
XC5VLX50T-1FFG665I
Description
FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665I

Package
665FCBGA
Family Name
Virtex®-5
Device Logic Units
46080
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
360
Ram Bits
2211840
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
2211840
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
329
Part Number:
XC5VLX50T-1FFG665I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665I
Manufacturer:
TI
Quantity:
50
Part Number:
XC5VLX50T-1FFG665I
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
500
Part Number:
XC5VLX50T-1FFG665I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX50T-1FFG665I
Quantity:
40
Part Number:
XC5VLX50T-1FFG665I
0
Part Number:
XC5VLX50T-1FFG665I 4060
Manufacturer:
XILINX
0
Configurable Logic Blocks (CLBs)
CLB Overview
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
The Configurable Logic Blocks (CLBs) are the main logic resources for implementing
sequential as well as combinatorial circuits. Each CLB element is connected to a switch
matrix for access to the general routing matrix (shown in
contains a pair of slices. These two slices do not have direct connections to each other, and
each slice is organized as a column. Each slice in a column has an independent carry chain.
For each CLB, slices in the bottom of the CLB are labeled as SLICE(0), and slices in the top
of the CLB are labeled as SLICE(1).
X-Ref Target - Figure 5-1
The Xilinx tools designate slices with the following definitions. An “X” followed by a
number identifies the position of each slice in a pair as well as the column position of the
slice. The “X” number counts slices starting from the bottom in sequence 0, 1 (the first CLB
column); 2, 3 (the second CLB column); etc. A “Y” followed by a number identifies a row of
slices. The number remains the same within a CLB, but counts up in sequence from one
CLB row to the next CLB row, starting from the bottom.
located in the bottom-left corner of the die.
Figure 5-1: Arrangement of Slices within the CLB
Switch
Matrix
www.xilinx.com
CLB
COUT
CIN
Slice(0)
Figure 5-2
UG190_5_01_122605
Figure
Slice(1)
COUT
CIN
5-1). A CLB element
shows four CLBs
Chapter 5
173

Related parts for XC5VLX50T-1FFG665I