SAA7118EEB-T NXP Semiconductors, SAA7118EEB-T Datasheet - Page 23

Video ICs COMPONENT VID DECODER W/COMB F

SAA7118EEB-T

Manufacturer Part Number
SAA7118EEB-T
Description
Video ICs COMPONENT VID DECODER W/COMB F
Manufacturer
NXP Semiconductors
Type
Multi-Standard Video Decoderr
Datasheet

Specifications of SAA7118EEB-T

Adc/dac Resolution
9b
Screening Level
Commercial
Package Type
LBGA
Pin Count
156
Maximum Operating Temperature
+ 70 C
Package / Case
SOT-700
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Not Compliant
Other names
SAA7118E/V1,518
NXP Semiconductors
SAA7118_7
Product data sheet
The increment generation circuit produces the Discrete Time Oscillator (DTO) increment
for both subcarrier generation blocks. It contains a division by the increment of the
line-locked clock generator to create a stable phase-locked sine signal under all conditions
(e.g. for non-standard signals).
The PAL delay line block eliminates crosstalk between the chrominance channels in
accordance with the PAL standard requirements. For NTSC color standards the delay line
can be used as an additional vertical filter. If desired, it can be switched off by DCVF = 1.
It is always disabled during VBI or raw data lines programmable by the LCRn registers
(subaddresses 41h to 57h); see
SECAM recombination (cross-over switches).
Loop filter chrominance PLL (only active for PAL/NTSC standards)
PAL/SECAM sequence detection, H / 2-switch generation
Rev. 07 — 7 July 2008
Multistandard video decoder with adaptive comb filter
Section
8.3. The embedded line delay is also used for
SAA7118
© NXP B.V. 2008. All rights reserved.
23 of 177

Related parts for SAA7118EEB-T