E82802AC8 S B48 Intel, E82802AC8 S B48 Datasheet - Page 41

• Manufacturer Part Number: E82802AC8 S B48
• Manufacturer: Intel

Specifications of E82802AC8 S B48

• Lead Free Status / RoHS Status: Not Compliant

Datasheet
Table 16.
Note:
R
1.
3 x 2
Previous
Previous
Clock
Cycle
13-14
FWH Read Cycle
17+
3-9
+ 1
+ 1
10
11
12
15
16
17
2
1
2
Field contents are valid on the rising edge of the present clock cycle.
n
n-1
+
IMADDR
WSYNC
RSYNC
START
IMSIZE
“DATA”
IDSEL
Name
DATA
DATA
TAR0
TAR1
TAR0
TAR1
Field
Field Contents
0000 (READY)
2 WSYNCS +
0000 (1 byte)
0101 (WAIT)
1 RSYNC +
1111 (float)
1111 (float)
FWH[3:0]
2 DATA
YYYY
YYYY
YYYY
1101
0000
1111
1111
1111
to
1
FWH[3:0]
Float then
Float then
Direction
then float
then float
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
FWH4 must be active (low) for the part to respond.
Only the last start field (before FWH4 transitioning high)
should be recognized. The START field contents
indicate an FWH memory read cycle.
Indicates which FWH device should respond. If the
IDSEL (ID select) field matches the value ID[3:0], then
that particular device will respond to subsequent
commands.
These seven clock cycles make up the 28-bit memory
address. YYYY is one nibble of the entire address.
Addresses are transferred most-significant nibble first.
On multibyte data transfers, lower-order addresses will
be zero, depending on page size.
A field of this size indicates how many bytes will be
transferred during multibyte operations. The FWH will
only support single-byte transfers.
In this clock cycle, the master (Intel ICH) has driven the
bus to all 1s and then floats the bus, prior to the next
clock cycle. This is the first part of the bus “turnaround
cycle.”
The FWH takes control of the bus during this cycle.
During the next clock cycle, it will be driving “sync
data.”
The FWH outputs the value 0101, a wait-sync
(WSYNC, a.k.a. “short-sync”), for two clock cycles. This
value indicates to the master (Intel ICH) that data is not
yet available from the part. This number of wait-syncs
is a function of the device’s access time.
During this clock cycle, the FWH will generate a “ready-
sync” (RSYNC) indicating that the least-significant
nibble of the least-significant byte will be available
during the next clock cycle.
YYYY is the least-significant nibble of the least-
significant data byte.
YYYY is the most-significant nibble of the least-
significant data byte.
n = IMSIZE. Each subsequent byte of data requires 2
wait-syncs + 1 ready-sync + 2 data nibbles.
The FWH supports only n=0000 (single-byte) reads.
In this clock cycle, the Inel FWH has driven the bus to
all ones and then floats the bus prior to the next clock
cycle. This is the first part of the bus “turnaround cycle.”
The master (Intel ICH) resumes control of the bus
during this cycle.
Intel
®
82802AB/AC Firmware Hub
Comments
41