ICS553MILFT IDT, Integrated Device Technology Inc, ICS553MILFT Datasheet - Page 2

IC CLK BUFFER 1:4 LO SKEW 8-SOIC

ICS553MILFT

Manufacturer Part Number
ICS553MILFT
Description
IC CLK BUFFER 1:4 LO SKEW 8-SOIC
Manufacturer
IDT, Integrated Device Technology Inc
Series
ClockBlocks™r
Type
Fanout Buffer (Distribution)r
Datasheet

Specifications of ICS553MILFT

Number Of Circuits
1
Ratio - Input:output
1:4
Differential - Input:output
No/No
Input
CMOS
Output
CMOS
Frequency - Max
200MHz
Voltage - Supply
2.375 V ~ 5.25 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC
Frequency-max
200MHz
Number Of Outputs
4
Operating Supply Voltage (max)
5.25V
Operating Temp Range
-40C to 85C
Propagation Delay Time
5ns
Operating Supply Voltage (min)
2.375V
Mounting
Surface Mount
Pin Count
8
Operating Supply Voltage (typ)
2.5/3.3/5V
Package Type
SOIC N
Input Frequency
200MHz
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
553MILFT
800-1804-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS553MILFT
Manufacturer:
Maxim
Quantity:
197
Part Number:
ICS553MILFT
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
ICS553MILFT
Quantity:
1 993
IDT™ LOW SKEW 1 TO 4 CLOCK BUFFER
ICS553
LOW SKEW 1 TO 4 CLOCK BUFFER
Pin Assignment
Pin Descriptions
External Components
Number
Pin
1
2
3
4
5
6
7
8
A minimum number of external components are required for proper operation. A decoupling capacitor of
0.01 µF should be connected between VDD on pin 1 and GND on pin 4, as close to the device as possible.
A 33
To achieve the low output skew that the ICS553 is capable of, careful attention must be paid to board
layout. Essentially, all four outputs must have identical terminations, identical loads and identical trace
geometries. If they do not, the output skew will be degraded. For example, using a 30 series termination
on one output (with 33 on the others) will cause at least 15 ps of skew.
GN D
V DD
Q0
Q1
Name
GND
ICLK
VDD
Pin
OE
Q0
Q1
Q2
Q3
series terminating resistor may be used on each clock output if the trace is longer than 1 inch.
1
2
3
4
8 - p i n S OI C
Output
Output
Output
Output
Power
Power
Type
Input
Input
Pin
Connect to +2.5 V, +3.3 V or +5.0 V.
Clock output 0.
Clock output 1.
Connect to ground.
Clock input, 5 V tolerant input.
Clock Output 2.
Clock Output 3.
Output Enable. Tri-states outputs when low. Connect to VDD for normal operation.
8
7
6
5
O E
Q 3
Q 2
I CL K
2
Pin Description
ICS553
FAN OUT BUFFER
REV N 051310

Related parts for ICS553MILFT