GTLP6C816MTCX Fairchild Semiconductor, GTLP6C816MTCX Datasheet
GTLP6C816MTCX
Specifications of GTLP6C816MTCX
Available stocks
Related parts for GTLP6C816MTCX
GTLP6C816MTCX Summary of contents
Page 1
... Voltage Reference Input REF OA0–OA5 TTL Buffered Clock Outputs OB0–OB1 GTLP Buffered Clock Outputs © 2000 Fairchild Semiconductor Corporation Features Interface between LVTTL and GTLP logic levels Designed with edge rate control circuitry to reduce out- put noise on the GTLP port V ...
Page 2
Functional Description The GTLP6C816 is a clock driver providing TTL-to-GTLP clock translation, and GTLP-to-TTL clock translation in the same package. The TTL-to-GTLP direction is a 1:2 clock driver path with a single Enable pin (OEB). For the GTLP-to-TTL direc- tion ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATE Outputs Active (Note 2) DC Output Sink Current into OA Port Output Source Current from ...
Page 4
DC Electrical Characteristics Symbol Test Conditions C Control Pins/GTLPIN/ IN TTLIN C OAn Port OUT OBn Port Note 4: All typical values are at V 5.0V and Note 5: GTLP V and V are specified ...
Page 5
Test Circuit and Timing Waveforms Test Circuit for A Outputs Note A: C includes probes and jig capacitance. L Voltage Waveforms Enable and Disable Times A Port Voltage Waveforms Propagation Delay (V Test Circuit for B Outputs Note A: C ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...