AD7810YRZ Analog Devices Inc, AD7810YRZ Datasheet - Page 9

• Manufacturer Part Number: AD7810YRZ
• Description: IC ADC 10BIT SRL HS LP 8SOIC
• Manufacturer: Analog Devices Inc

Specifications of AD7810YRZ

• Data Interface: Serial
• Number Of Bits: 10
• Sampling Rate (per Second): 350k
• Number Of Converters: 1
• Power Dissipation (max): 17.5mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (0.154", 3.90mm Width)
• Resolution (bits): 10bit
• Sampling Rate: 350kSPS
• Input Channel Type: Single Ended
• Supply Voltage Range - Analog: 2.7V To 5.5V
• Supply Current: 3.5mA
• Digital Ic Case Style: SOIC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Mode 2 Operation (Automatic Power-Down)
When used in this mode of operation, the part automatically
powers down at the end of a conversion. This is achieved by
leaving the CONVST signal low until the end of the conversion.
Because it takes approximately 1.5 µs for the part to power up
after it has been powered down, this mode of operation is in-
tended to be used in applications where slower throughput rates
are required, i.e., in the order of 100 kSPS. The timing diagram
in Figure 15 shows how to operate the part in this mode. If the
AD7810 is powered down, the rising edge of the CONVST
pulse causes the part to power up. When the part has powered
up (≈ 1.5 µs after the rising edge of CONVST), the CONVST
signal is brought low, and a conversion is initiated on this falling
edge of the CONVST signal. The conversion takes 2.3 µs and
after this time, the conversion result is latched into the serial
shift register and the part powers down. Therefore, when the
part is operated in Mode 2, the effective conversion time is
equal to the power-up time (1.5 µs) and the SAR conversion
time (2.3 µs).
NOTE: Although the AD7810 takes 1.5 µs to power up after the
rising edge of CONVST, it is not necessary to leave CONVST
high for 1.5 µs after the rising edge before bringing it low to
initiate a conversion. If the CONVST signal goes low before 1.5 µs
in time has elapsed, then the power-up time is timed out inter-
nally and a conversion is then initiated. Hence the AD7810 is
guaranteed to have always powered up before a conversion is
initiated—even if the CONVST pulsewidth is < 1.5 µs. If the
CONVST width is > 1.5 µs, then a conversion is initiated on
the falling edge.
As in the case of Mode 1 operation, the rising edge of the
CONVST pulse enables the serial port of the AD7810 (see
Serial Interface section). If a serial read is initiated soon after
this rising edge (Point “A”), i.e., before the end of the conver-
sion, the result of the previous conversion is shifted out on pin
D
user must wait at least 2.3 µs after the falling edge of CONVST
REV. B
OUT
. In order to read the result of the current conversion, the
CONVST
SCLK
D
OUT
CONVST
SCLK
D
OUT
t
t
5
6
1
DB9
t
2
3
t
DB8
A
POWER-UP
t
Figure 16. AD7810 Serial Interface Timing
t
7
1.5 s
4
Figure 15. Mode 2 Operation Timing
3
DB7
4
DB6
5
t
1
DB5
–9–
6
before initiating a serial read. The serial port of the AD7810 is
still functional even though the AD7810 has been powered down.
NOTE: Serial read should not cross the next rising edge of
CONVST.
Because it is possible to do a serial read from the part while it
is powered down, the AD7810 is powered up only to do the
conversion and is immediately powered down at the end of a
conversion. This significantly improves the power consumption
of the part at slower throughput rates—see Power vs. Through-
put Rate section.
SERIAL INTERFACE
The serial interface of the AD7810 consists of three wires, a
serial clock input SCLK, serial port enable CONVST and a
serial data output D
is designed to allow easy interfacing to most microcontrollers,
e.g., PIC16C, PIC17C, QSPI and SPI, without the need for any
gluing logic. When interfacing to the 8051, the SCLK must be
inverted. The Microprocessor Interface section explains how to
interface to some popular microcontrollers.
Figure 16 shows the timing diagram for a serial read from the
AD7810. The serial interface works with both a continuous and
a noncontinuous serial clock. The rising edge of the CONVST
signal resets a counter, which counts the number of serial clocks
to ensure the correct number of bits are shifted out of the serial
shift registers. The SCLK is ignored once the correct number of
bits have been shifted out. In order for another serial transfer to
take place, the counter must be reset by the falling edge of the
10th SCLK. Data is clocked out from the D
rising SCLK edge after the rising edge of the CONVST signal
and on subsequent SCLK rising edges. D
impedance state again on the falling edge of the 10th SCLK.
In multipackage applications, the CONVST signal can be used
as a chip select signal. The serial interface will not shift data out
until it receives a rising edge on the CONVST pin.
DB4
B
CURRENT CONVERSION RESULT
7
DB3
8
DB2
9
OUT
DB1
(see Figure 16). The serial interface
10
DB0
t
8
OUT
OUT
enters its high
AD7810
line on the first