AD7734BRUZ Analog Devices Inc, AD7734BRUZ Datasheet - Page 27

no-image

AD7734BRUZ

Manufacturer Part Number
AD7734BRUZ
Description
IC ADC 24BIT 4-CH 28-TSSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7734BRUZ

Data Interface
DSP, MICROWIRE™, QSPI™, Serial, SPI™
Number Of Bits
24
Sampling Rate (per Second)
15.4k
Number Of Converters
1
Power Dissipation (max)
100mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
28-TSSOP (0.173", 4.40mm Width)
Resolution (bits)
24bit
Sampling Rate
15.4kSPS
Input Channel Type
Single Ended
Supply Voltage Range - Analog
4.75V To 5.25V
Supply Current
13.5µA
Number Of Elements
1
Resolution
24Bit
Architecture
Delta-Sigma
Sample Rate
3.05MSPS
Input Polarity
Unipolar/Bipolar
Input Type
Voltage
Rated Input Volt
5/10/±5/±10V
Differential Input
No
Power Supply Requirement
Analog and Digital
Single Supply Voltage (typ)
5V
Single Supply Voltage (min)
4.75V
Single Supply Voltage (max)
5.25V
Dual Supply Voltage (typ)
Not RequiredV
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Power Dissipation
100mW
Integral Nonlinearity Error
±0.0045%FSR
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Package Type
TSSOP
Input Signal Type
Single-Ended
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-AD7734EBZ - BOARD EVALUATION FOR AD7734
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7734BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7734BRUZ
Manufacturer:
AMI
Quantity:
6 224
Part Number:
AD7734BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7734BRUZ-REEL7
Manufacturer:
ATMEL
Quantity:
12 000
Part Number:
AD7734BRUZ-REEL7
Manufacturer:
ADI
Quantity:
1 000
Analog Input’s Extended Voltage Range
The AD7734 output data code span corresponds to the nominal
input voltage range. The ADC is functional outside the nominal
input voltage range, but the performance might degrade. The
sigma-delta modulator was designed to fully cover a ±11.6 V
analog input voltage; outside this range, the performance might
degrade more rapidly. The adjacent channels are not affected by
up to ±16.5 V analog input voltage (Figure 8).
When the CLAMP bit in the mode register is set to 1, the
channel data register will be digitally clamped to either all 0s or
all 1s when the analog input voltage goes outside the nominal
input voltage range.
As shown in Table 16 and Table 17, when CLAMP = 0, the data
reflects the analog input voltage outside the nominal voltage
range. In this case, the SIGN and OVR bits in the channel status
register should be considered along with the data register value
to decode the actual conversion result.
Note that the OVR bit in the channel status register is generated
digitally from the conversion result and indicates the sigma-
delta modulator (nominal) overrange. The OVR bit DOES NOT
indicate exceeding the AIN pin’s absolute voltage limits
Table 16. Extended Input Voltage Range, Nominal
Voltage Range ±10 V, 16 Bits, CLAMP = 0
Input (V)
11.60039
10.00061
10.00031
10.00000
0.00031
0.00000
–0.00031
–10.00000
–10.00031
–10.00061
–11.60040
BIASLO
BI ASHI
BI AS
AIN
Data (hex)
147B
0001
0000
FFFF
8001
8000
7FFF
0000
FFFF
FFFE
EB85
MULTIPLEXER
CHOP
BUFFER
f
MCLK
Figure 24. Channel Signal Chain Diagram with Chopping Enabled
/2
SIGN
0
0
0
0
0
0
1
1
1
1
1
MODULATOR
f
MCLK
OVR
1
1
1
0
0
0
0
0
1
1
1
Σ−∆
/2
Rev. 0 | Page 27 of 32
DIGITAL
FILTER
Table 17. Extended Input Voltage Range, Nominal
Voltage Range 0 V to +10 V, 16 Bits, CLAMP = 0
Input (V)
11.60006
10.00031
10.00015
10.00000
0.00015
0.00000
–0.00015
Chopping
With chopping enabled, the multiplexer repeatedly reverses the
ADC inputs. Every output data result is then calculated as an
average of two conversions, the first with the positive and the
second with the negative offset term included. This effectively
removes any offset error of the input buffer and sigma-delta
modulator.
However, chopping is applied only behind the input resistor
divider stage; therefore, chopping does not eliminate the offset
error and drifts caused by the resistors. Figure 24 shows the
channel signal chain with chopping enabled.
CHOP
-
+
(CALIBRATIONS)
ARITHMETIC
SCALING
Data (hex)
28F5
0001
0000
FFFF
0001
0000
0000
INTERFACE
DIGITAL
SIGN
0
0
0
0
0
0
1
OUTPUT DATA
AT THE SELECTED
DATA RATE
AD7734
OVR
1
1
1
0
0
0
1

Related parts for AD7734BRUZ