CS4397-KSZ Cirrus Logic Inc, CS4397-KSZ Datasheet
CS4397-KSZ
Specifications of CS4397-KSZ
Available stocks
Related parts for CS4397-KSZ
CS4397-KSZ Summary of contents
Page 1
... This multi-bit ar- chitecture features significantly lower out-of-band noise and jitter sensitivity than traditional 1-bit designs, and the advanced DEM guarantees low noise and distortion at all signal levels. ORDERING INFORMATION CS4397-KS CS4397-KSZ -10° to 70° C CDB4397 SOFT MUTE MULTI-BIT ∆Σ FILTER MODULATOR MULTI-BIT ∆ ...
Page 2
... PIN DESCRIPTION - DSD MODE .............................................................................. 23 6.0 PIN DESCRIPTION - 8X INTERPOLATOR MODE .................................................... 24 7.0 APPLICATIONS .......................................................................................................... 25 7.1 Recommended Power-up Sequence ................................................................. 25 8.0 CONTROL PORT INTERFACE .................................................................................. 26 8.1 SPI Mode ........................................................................................................... Mode ........................................................................................................... 26 8.2 Memory Address Pointer (MAP) ....................................................................... 26 9.0 PARAMETER DEFINITIONS ...................................................................................... 33 10.0 REFERENCES .......................................................................................................... 33 11.0 PACKAGE DIMENSIONS ......................................................................................... 34 2 CS4397 DS333F1 ...
Page 3
... Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trade- marks and service marks can be found at http://www.cirrus.com. DS333F1 2 C Mode ................................................................. ........................................................................................... 32 CS4397 3 ...
Page 4
... TBD A-Weighted TBD unweighted TBD unweighted - A-Weighted - (Note 1) THD - - - - (Note 1) unweighted TBD A-Weighted TBD unweighted TBD unweighted - A-Weighted - (Note 1) THD - - - - CS4397 Typ Max Unit 117 - dB 120 - -100 TBD dB -97 TBD dB -57 TBD 117 - dB 120 - dB 114 - -100 TBD dB -97 ...
Page 5
... PSRR. DS333F1 (Continued) Symbol Min normal operation normal operation power-down state normal operation - power-down - (Note 3) PSRR - (120 Hz) - Symbol Min TBD kHz) CS4397 Typ Max Min Typ Max 20 TBD - 20 TBD TBD TBD - TBD TBD TBD TBD - TBD TBD 0 0 ...
Page 6
... kHz Fs = 44.1 kHz kHz (Note 4) to -0.1 dB corner corner -0.017 .570 (Note 5) 82 tgd (Note 4) to -0.1 dB corner corner 0.635 (Note 5) 83 tgd CS4397 Typ Max - - 0.470 - - 0.492 - +0.015 - - ±0.0001 - - - - - 37/ ±0. ±0.10 ...
Page 7
... L Symbol Min (Note 1) unweighted TBD A-Weighted TBD (Note 1) THD - - (Note 8) TBD - - - - (Note 4) to -0.1 dB corner - corner - -0.013 tgd - CS4397 Typ Max Unit 117 - dB 120 - dB -100 TBD dB -94 TBD dB -54 TBD dB 1.2VREF TBD Vpp 0.5VREF - VDC 0 100 - ppm/°C 2.0 ...
Page 8
... Notes: 9. Measurement Bandwidth is 6. Symbol Min (Note 1) unweighted TBD A-Weighted TBD (Note 1) THD -20 dB -60 dB TBD (Note 4) to -0.1 dB corner corner -0.0008 6.08 (Note 9) 56 tgd CS4397 ( °C; Logic "1" kΩ Typ Max 117 - 120 - - -100 TBD - -97 TBD - -57 TBD 0.7VREF TBD - 0 ...
Page 9
... Min 2 2 (AGND = 0 V, all voltages with respect to ground.) Symbol VA VD VREF IND stg (DGND = 0V; all voltages with respect to ground) Symbol Min VD 3.0 VA 4.75 VREF TBD T -10 A CS4397 Typ Max Units - - 0 0.8 V µ ± Min Max Unit -0.3 6.0 V -0.3 6 ...
Page 10
... Fs (Single-speed 256 Fs, (Single-speed 384 Fs, (Single-speed 512 Fs, (Single-speed 768 Fs, (Single-speed mode) (Double-speed mode) (Quad-speed mode) t slrd t slrs t sdlrs t sdh t slrs t slrd t sdlrs Figure 1. Serial Audio Input Timing CS4397 Min Typ Max Unit kHz 50 - 100 kHz 100 - 200 kHz 4.096 - 12.8 MHz 6 ...
Page 11
... Logic 0 = AGND = DGND; Logic A Symbol (64x Oversampled) (128x Oversampled) (CLKMODE = 0) (CLKMODE = 1) (All DSD modes) t sclkl t sclkh (64x Oversampled) (128x Oversampled) t sdlrs t sdh t sclkl t t sdlrs sdh CS4397 Min Typ Max Unit 1.024 - 3.2 Mb/s 2.048 - 6.4 Mb/s 4.096 - 12.8 MHz 6.144 - 19.2 MHz ...
Page 12
... L Symbol (Note 10) Fs (MCLK = 32×Fs) (MCLK = 48×Fs) (MCLK = 64×Fs) (MCLK = 96×Fs) t slrd t slrs t sdlrs t sdh t slrs t slrd t sclkl t sdlrs Figure 3. Serial Audio Input Timing CS4397 (T = -10 to 70°C; A Min Typ Max 128 - 400 4.096 - 12.8 6.144 - 19.2 8.192 - 25.6 12.288 - 28 ...
Page 13
... Repeated Start t high t t sud t sust hdd 2 Figure Control Port Timing CS4397 = 30 pF) L Min Max Unit - 100 KHz 500 - ns 4.7 - µs 4.0 - µs 4.7 - µs 4.0 - µs 4.7 - µ µs 250 ...
Page 14
... CDOUT 14 Symbol f sclk t srs (Note 12) t spi t csh t css t scl t sch t dsu (Note 13 (Note 14 (Note 14 srs t spi t css t scl t sch dsu Figure 5. SPI Control Port Timing CS4397 = 30 pF) L Min Max Unit - 6 MHz 500 - ns 500 - ns 1.0 - µ 100 ns - 100 all other times. ...
Page 15
... FILT- M4 (AD0/CS C/H CMOUT CS4397 24 12 AOUTL- LRCK 11 SCLK 23 AOUTL+ 13 SDATA 17 MUTEC 15 MUTE 19 AOUTR- 1 RST 10 MCLK 20 AOUTR+ DGND AGND CS4397 +5V 1.0 µ Analog 0.1 µf +5V Analog 0.1 µf 0.1 µf + 100 µf 0.1 µf 5.6 µf + Analog Conditioning Analog Conditioning 15 ...
Page 16
... The ramp requires 1152 left/right clock cycles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The MUTEC will go high immediately on disabling of MUTE. MUTE MODE Disabled : CAL complete Enabled : CAL initiated Table MODE Enabled Disabled Table 2. CS4397 PDN PDN DS333F1 ...
Page 17
... CAL MUTE Access and SPI. Default Powered Down Function: The analog and digital sections will be placed into a power-down mode when this function is enabled. This bit must be cleared to resume normal operation. PDN 0 1 DS333F1 MODE Disabled Enabled Table 3. CS4397 PDN PDN 17 ...
Page 18
... SDATA C MUTE 14 15 DESCRIPTION RST Enabled 0 Normal operation mode 1 CS4397 Voltage Reference Reference Filter Reference Ground Common ModeS Voltage Differential Output Differential Output Analog Power Analog Ground Differential Output Differential Output Analog Ground Mute Control Control port/Hardware select Soft Mute DS333F1 ...
Page 19
... The analog outputs will ramp to a muted state when enabled. The ramp requires 1152 left/right clock cy- DS333F1 MCLK (MHz) 256x 384x 12.2880 16.9344 18.4320 MCLK (MHz) 128x 192x 12.2880 16.9344 18.4320 MCLK (MHz) 64x 96x 16.9344 18.4320 CS4397 512x 768x 16.3840 24.5760 22.5792 33.8688 24.5760 36.8640 256x 384x 16.3840 24.5760 22.5792 33.8688 24.5760 36.8640 128x 192x 22 ...
Page 20
... The full scale differential analog output level is specified in the Analog Characteristics specifications table. Analog Power - VA Pin 22, Input Function: Power for the analog and reference circuits. Typically 5VDC. 20 DESCRIPTION Mute Enabled 0 Normal operation mode 1 DESCRIPTION C/H Hardware Mode Enabled 0 Control Port Mode Enabled 1 CS4397 DS333F1 ...
Page 21
... C mode, AD0 is a chip address bit used to enable the control port interface in SPI mode. The device will enter the SPI mode at anytime a high to low transition is detected on this pin. Once the device has entered the SPI mode, it will remain until either the part is reset or undergoes a power-down cycle. DS333F1 CS4397 21 ...
Page 22
... Serial Control Data I/O - SDA/CDOUT Pin 5, Input/Output Function mode, SDA is a data input/output. CDOUT is the control data output for the control port interface in SPI mode Mode Select Pin 14, Input Function: This pin is not used in Control Port Mode and must be terminated to ground. 22 CS4397 DS333F1 ...
Page 23
... MUTE 14 15 CLKMODE 0 64x 4x 128x 2x Table 7. MCLK to DSD Data Rate Clock Ratios CS4397 Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode ...
Page 24
... MUTE 14 15 MCLK (MHz) 32x 48x 12.2880 16.9344 18.4320 Table 8. Common Clock Frequencies CS4397 Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode ...
Page 25
... APPLICATIONS 7.1 Recommended Power-up Sequence 1. Hold RST low until the power supplies, master, and left/right clocks are stable. 2. Bring RST high. DS333F1 CS4397 25 ...
Page 26
... The control port has 2 modes: SPI and operation is desired, AD0/CS should be tied DGND. If the CS4397 ever detects a high to low transition on AD0/CS after power-up, SPI mode will be selected. 8.1 SPI Mode In SPI mode the CS4397 chip select signal, CCLK is the control port bit clock, CDIN is the input data line from the microcontroller, CDOUT is the data output and the chip address is 0010000 ...
Page 27
... Note: If operation is a write, this byte contains the Memory Address Pointer, MAP. DS333F1 CHIP MAP ADDRESS 0010000 MSB R/W byte 1 Figure 7. Control Port Timing, SPI mode ADDR DATA R/W ACK AD0 1-8 Figure 8. Control Port Timing, I CS4397 DATA LSB byte n Note 1 DATA ACK ACK 1-8 Stop 2 C Mode 27 ...
Page 28
... Right Justified 20-bit data 0 0 (DIR) Right Justified 24-bit data 0 1 (DIR) Table 13. 8x Interpolated Input Mode Options M1 M0 64x Oversampled DSD 0 0 (DSD_R) 128x Oversampled DSD 0 1 (DSD_R) Table 14. Direct Stream Digital Options CS4397 FORMAT FIGURE FIGURE DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION ...
Page 29
... Figure 16. Double-speed Frequency Response CS4397 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 Frequency (normalized to Fs) 0.1 0.15 0.2 0.25 0.3 0.35 0.4 Frequency (normalized to Fs) ...
Page 30
... Figure 24. 8x Interpolator Frequency Response CS4397 0.54 0.56 0.58 0.6 0.62 0.64 0.66 Frequency (normalized to Fs) 0.05 0.1 0.15 0.2 0.25 0.3 Frequency (normalized to Fs 3.2 3 ...
Page 31
... Frequency (normalized to Fs) Figure 27. DSD Transition Band DS333F1 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 2.5 Gain dB 0dB -10dB 2.5 3 3.5 4 CS4397 3 3.5 4 4.5 5 5.5 Frequency (normalized to Fs) Figure 26. DSD Transition Band T1=50 µ µ Frequency 3.183 kHz 10.61 kHz Figure 28. De-Emphasis Curve 6 31 ...
Page 32
... Figure 32. Format 3, Right Justified, 24-Bit Data WCKI BCKI DIL/DIR LSB MSB LSB MSB - Figure 29. Format 0, Left Justified + LSB MSB - Figure 30. Format Figure 31. Format 2, Right Justified, 16-Bit Data Figure 33. Format 4, 8x Interpolator Mode CS4397 Right Channel + LSB Right Channel + LSB 2 S Right Channel Right Channel ...
Page 33
... Achieve Optimum Performance from Delta-Sigma A/D & D/A Converters" by Steven Harris. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992. 2) CDB4397 Evaluation Board Datasheet 2 3) “The I C-Bus Specification: Version 2.0” Philips Semiconductors, December 1998. http://www.semiconductors.philips.com DS333F1 CS4397 33 ...
Page 34
... JEDEC #: MS-013 CS4397 c ∝ MILLIMETERS MIN MAX 2.35 2.65 0.10 0.30 0.33 0.51 0.23 0.32 17.70 18.10 7.40 7.60 1.02 1.52 10 ...