STM32W108HBU6 STMicroelectronics, STM32W108HBU6 Datasheet - Page 132
STM32W108HBU6
Manufacturer Part Number
STM32W108HBU6
Description
Manufacturer
STMicroelectronics
Datasheet
1.STM32W108HBU6.pdf
(208 pages)
Specifications of STM32W108HBU6
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Processing Unit
Microprocessor
Operating Supply Voltage (min)
1.18V
Operating Supply Voltage (typ)
1.25V
Operating Supply Voltage (max)
1.32V
Package Type
VFQFPN EP
Pin Count
40
Mounting
Surface Mount
Rad Hardened
No
Lead Free Status / Rohs Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32W108HBU63
Manufacturer:
ST
Quantity:
201
Company:
Part Number:
STM32W108HBU64TR
Manufacturer:
TDK
Quantity:
30 000
General-purpose timers
10.1.14
Note:
132/208
Figure 43. Control circuit in external clock mode 2 + trigger mode
Timer synchronization
The two timers can be linked together internally for timer synchronization or chaining. A
timer configured in master mode can reset, start, stop or clock the counter of the other timer
configured in slave mode.
Figure 44
blocks.
Using one timer as prescaler for the other timer
For example, to configure Timer 1 to act as a prescaler for Timer 2 (see
●
●
●
●
If OCy is selected on Timer 1 as trigger output (TIM_MMS = 1xx), its rising edge is used to
clock the counter of Timer 2.
Figure 44. Master/slave timer example
Configure Timer 1 in master mode so that it outputs a periodic trigger signal on each
update event. Writing TIM_MMS = 010 in the TIM1_CR2 register causes a rising edge
to be output on TRGO each time an update event is generated.
To connect the TRGO output of Timer 1 to Timer 2, configure Timer 2 in slave mode
using ITR0 as an internal trigger. Select this through the TIM_TS bits in the
TIM2_SMCR register (writing TIM_TS = 000).
Put the slave mode controller in external clock mode 1 (write TIM_SMS = 111 in the
TIM2_SMCR register). This causes Timer 2 to be clocked by the rising edge of the
periodic Timer 1 trigger signal (which corresponds to the Timer 1 counter overflow).
Finally both timers must be enabled by setting their respective TIM_CEN bits
(TIMx_CR1 register).
presents an overview of the trigger selection and the master mode selection
Doc ID 16252 Rev 7
STM32W108CB, STM32W108HB
Figure
44):