PEF80912HV14XP Lantiq, PEF80912HV14XP Datasheet - Page 36

no-image

PEF80912HV14XP

Manufacturer Part Number
PEF80912HV14XP
Description
Manufacturer
Lantiq
Datasheet

Specifications of PEF80912HV14XP

Lead Free Status / Rohs Status
Supplier Unconfirmed
PEF 80912/80913
Functional Description
EC Training
The signal SN1 is transmitted on the U-interface to allow the NT-receiver to update the
EC-coefficients. The automatic gain control (AGC), the timing recovery and the EQ
updating algorithm are disabled.
EC-Training 1
The “EC-Training 1” state is entered if transmission of signal SN1 has to be started and
the deactivation procedure on the NT-side is not yet finished.
EC-Training AL
The signal SN1 is transmitted on the U-interface to allow the NT-receiver to update the
EC-coefficients. The automatic gain control (AGC), the timing recovery and the EQ
updating algorithm are disabled.
EQ-Training
The receiver waits for signal SL1 or SL2 to be able to update the AGC, to recover the
timing phase, to detect the synch-word (SW), and to update the EQ-coefficients.
Error S/T
The downstream device is in an error condition (EI1). The LT-side is informed by setting
the ACT-bit to “0” (loss of transparency on the NT-side).
IOM
-2-Awaked
The U-transceiver is deactivated, but may not enter the power-down mode.
Pending Deactivation of S/T
The U-transceiver has received the UOA-bit at zero after a complete activation of the S/
T-interface. The U-transceiver requests the downstream device to deactivate by issuing
DR.
Pending Deactivation of U-Interface
The U-transceiver waits for the receive signal level to be turned off (LSU) to start the
deactivation procedure.
Pending Receive Reset
The “Pending Receive Reset” state is entered upon detection of loss of framing on the
U-interface or expiry of timer T1. This failure condition is signalled to the LT-side by
turning off the transmit level (SN0). The U-transceiver then waits for a response (no
signal level LSU) from the LT-side.
Data Sheet
28
2001-03-29

Related parts for PEF80912HV14XP