LE7920-2DJCT Zarlink, LE7920-2DJCT Datasheet - Page 10

no-image

LE7920-2DJCT

Manufacturer Part Number
LE7920-2DJCT
Description
SLIC 1-CH 63dB 120mA 5V/-24V/-28V 32-Pin PLCC T/R
Manufacturer
Zarlink
Datasheet

Specifications of LE7920-2DJCT

Package
32PLCC
Number Of Channels Per Chip
1
Longitudinal Balanced
63(Min) dB
Loop Current
120 mA
Minimum Operating Supply Voltage
4.75|-19 V
Typical Operating Supply Voltage
5|-24|-28 V
Typical Supply Current
6.3 mA

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LE7920-2DJCT
Manufacturer:
ZARLINK
Quantity:
1 762
Part Number:
LE7920-2DJCT
Manufacturer:
zarlink
Quantity:
14
ELECTRICAL CHARACTERISTICS (continued)
RELAY DRIVER SCHEMATICS
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
On threshold
Off threshold
Hysteresis
On voltage
Off leakage
Zener breakover
Zener On voltage
Loop Detector
Relay Driver Output (RINGOUT, RYOUT1, RYOUT2, RYOUT3)
Unless otherwise noted, test conditions are BAT = –52 V, V
R
resistance synthesized by the programming network shown below.
a. Overload level is defined when THD = 1%.
b. Overload level is defined when THD = 1.5%.
Balance return signal is the signal generated at V
the programmed impedance.
Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
Tested with 0 Ω source impedance. 2 MΩ is specified for system design only.
Group delay can be greatly reduced by using a Z
2 µs and increases 2WRL. The effect of group delay on linecard performance also may be compensated for by synthesizing complex
impedance with the QSLAC™ or DSLAC™ device.
Minimum current level guaranteed not to cause a false loop detect.
D
= 35.4 kΩ, no fuse resistors, C
Description
BGND
RINGOUT
HP
= 0.22 µF, C
R
R
R
I
V
I
I
OL
Z
Z
R
OH
D
D
D
VTX
R
RSN
= 100 µA
= 30 mA
Test Conditions (See Note 1)
T1
= 35.4 kΩ
= 35.4 kΩ
= 35.4 kΩ
T2
= 40 mA
= +5 V
= 75 kΩ
= 75 kΩ
T
TX
network such as that shown in Note 1. The network reduces the group delay to less than
DC
by V
Zarlink Semiconductor Inc.
= 0.1 µF, C
RX
CC
. This specification assumes that the two-wire, AC-load impedance matches
= +5 V, R
BGND
R
CAS
10
RX
= 150 kΩ
= 0.33 µF, D1 = 1N400x, two-wire AC input impedance is a 600 Ω
L
= 600 Ω, R
C
T1
DC1
= 120 pF
RYOUT1, RYOUT2, RYOUT3
Min
11.5
= R
V
9.4
0
6
RX
DC2
= 27.17 kΩ, R
Typ
+0.3
7.2
10
Max
TMG
17.3
14.1
+0.7
100
4.4
= 2350 Ω,
Unit
mA
µA
V
V
Note

Related parts for LE7920-2DJCT