XC95144XL-7CS144C Xilinx Inc, XC95144XL-7CS144C Datasheet - Page 11

no-image

XC95144XL-7CS144C

Manufacturer Part Number
XC95144XL-7CS144C
Description
IC CPLD 144 MCELL CTEMP 144-CSP
Manufacturer
Xilinx Inc
Series
XC9500XLr

Specifications of XC95144XL-7CS144C

Programmable Type
In System Programmable (min 10K program/erase cycles)
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
8
Number Of Macrocells
144
Number Of Gates
3200
Number Of I /o
117
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
144-CSBGA
Voltage
3.3V
Memory Type
FLASH
Package
144CSBGA
Family Name
XC9500XL
Device System Gates
3200
Maximum Propagation Delay Time
7.5 ns
Number Of User I/os
117
Number Of Logic Blocks/elements
8
Typical Operating Supply Voltage
3.3 V
Maximum Operating Frequency
125 MHz
Number Of Product Terms Per Macro
90
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Number Of Logic Elements/cells
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC95144XL-7CS144C
Manufacturer:
XILINX
Quantity:
7 191
Part Number:
XC95144XL-7CS144C
Manufacturer:
XILINX
Quantity:
41
Part Number:
XC95144XL-7CS144C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC95144XL-7CS144C
Manufacturer:
XILINX
0
Part Number:
XC95144XL-7CS144C0672
Manufacturer:
XILINX
0
I/O Block
The I/O Block (IOB) interfaces between the internal logic
and the device user I/O pins. Each IOB includes an input
The input buffer is compatible with 5V CMOS, 5V TTL, 3.3V
CMOS, and 2.5V CMOS signals. The input buffer uses the
internal 3.3V voltage supply (V
input thresholds are constant and do not vary with the
DS054 (v2.5) May 22, 2009
Product Specification
Macrocell
(Inversion in
AND-array)
R
I/O/GTS1
I/O/GTS2
I/O/GTS3
I/O/GTS4
Product Term OE
To FastCONNECT
Switch Matrix
CCINT
Figure 10: I/O Block and Output Enable Capability
Global OE 4
Global OE 3
Global OE 1
Global OE 2
) to ensure that the
PTOE
OUT
www.xilinx.com
buffer, output driver, output enable selection multiplexer,
and user programmable ground control. See
details.
V
(50 mV typical) to help reduce system noise for input signals
with slow rise or fall edges.
XC9500XL High-Performance CPLD Family Data Sheet
CCIO
Macrocells
To other
voltage. Each input buffer provides input hysteresis
1
0
Available in XC95144XL
and XC95288XL
Slew Rate
Control
Programmable
Ground
User-
Bus-Hold
I/O Block
DS054_10_042101
I/O
Figure 10
for
11

Related parts for XC95144XL-7CS144C