EPF10K50EQC240-3 Altera, EPF10K50EQC240-3 Datasheet - Page 56

IC FLEX 10KE FPGA 50K 240-PQFP

EPF10K50EQC240-3

Manufacturer Part Number
EPF10K50EQC240-3
Description
IC FLEX 10KE FPGA 50K 240-PQFP
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet

Specifications of EPF10K50EQC240-3

Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
40960
Number Of I /o
189
Number Of Gates
199000
Voltage - Supply
2.3 V ~ 2.7 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1270

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K50EQC240-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K50EQC240-3
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EPF10K50EQC240-3
Manufacturer:
ALTERA
Quantity:
5
Part Number:
EPF10K50EQC240-3
Manufacturer:
ALTERA
0
Part Number:
EPF10K50EQC240-3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K50EQC240-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K50EQC240-3N
Manufacturer:
ALTERA
Quantity:
20 000
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
56
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
LUT
CLUT
RLUT
PACKED
EN
CICO
CGEN
CGENR
CASC
C
CO
COMB
SU
H
PRE
Table 24. LE Timing Microparameters (Part 1 of 2)
Symbol
LUT delay for data-in
LUT delay for carry-in
LUT delay for LE register feedback
Data-in to packed register delay
LE register enable delay
Carry-in to carry-out delay
Data-in to carry-out delay
LE register feedback to carry-out delay
Cascade-in to cascade-out delay
LE register control signal delay
LE register clock-to-output delay
Combinatorial delay
LE register setup time for data and enable signals before clock; LE register
recovery time after asynchronous clear, preset, or load
LE register hold time for data and enable signals after clock
LE register preset delay
Figure 28. Synchronous Bidirectional Pin External Timing Model
Tables 24
parameters.
parameters and their symbols.
Dedicated
Clock
through
Tables 29
Parameter
28
describe the FLEX 10KE device internal timing
through
Note (1)
Output Register
30
Input Register
OE Register
D
D
D
describe the FLEX 10KE external timing
CLRN
CLRN
CLRN
PRN
PRN
PRN
Q
Q
Q
t
OUTCOBIDIR
t
t
XZBIDIR
ZXBIDIR
Altera Corporation
t
t
INHBIDIR
INSUBIDIR
Bidirectional
Pin
Condition

Related parts for EPF10K50EQC240-3