EPF10K200EBC600-1 Altera, EPF10K200EBC600-1 Datasheet - Page 15

IC FLEX 10KE FPGA 200K 600-BGA

EPF10K200EBC600-1

Manufacturer Part Number
EPF10K200EBC600-1
Description
IC FLEX 10KE FPGA 200K 600-BGA
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet

Specifications of EPF10K200EBC600-1

Number Of Logic Elements/cells
9984
Number Of Labs/clbs
1248
Total Ram Bits
98304
Number Of I /o
470
Number Of Gates
513000
Voltage - Supply
2.3 V ~ 2.7 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
600-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K200EBC600-1
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EPF10K200EBC600-1
Manufacturer:
ST
Quantity:
5 510
Part Number:
EPF10K200EBC600-1
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K200EBC600-1
Manufacturer:
ALTERA
0
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
EABs provide flexible options for driving and controlling clock signals.
Different clocks and clock enables can be used for reading and writing to
the EAB. Registers can be independently inserted on the data input, EAB
output, write address, write enable signals, read address, and read enable
signals. The global signals and the EAB local interconnect can drive write
enable, read enable, and clock enable signals. The global signals,
dedicated clock pins, and EAB local interconnect can drive the EAB clock
signals. Because the LEs drive the EAB local interconnect, the LEs can
control write enable, read enable, clear, clock, and clock enable signals.
An EAB is fed by a row interconnect and can drive out to row and column
interconnects. Each EAB output can drive up to two row channels and up
to two column channels; the unused row channel can be driven by other
LEs. This feature increases the routing resources available for EAB
outputs (see
Figures 2
and 4). The column interconnect, which is adjacent
to the EAB, has twice as many channels as other columns in the device.
Logic Array Block
An LAB consists of eight LEs, their associated carry and cascade chains,
LAB control signals, and the LAB local interconnect. The LAB provides
the coarse-grained structure to the FLEX 10KE architecture, facilitating
efficient routing with optimum device utilization and high performance
(see
Figure
7).
Altera Corporation
15

Related parts for EPF10K200EBC600-1