EP1SGX40GF1020C5 Altera, EP1SGX40GF1020C5 Datasheet - Page 232

• Manufacturer Part Number: EP1SGX40GF1020C5
• Description: IC STRATIX GX FPGA 40K 1020-FBGA
• Manufacturer: Altera
• Series: Stratix® GXr

Specifications of EP1SGX40GF1020C5

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 624
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1020-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Timing Model
Figure 6–4. Dual-Port RAM Timing Microparameter Waveform
6–30
Stratix GX Device Handbook, Volume 1
unreg_data-out
reg_data-out
wraddress
rdaddress
data-in
rdclock
wrclock
wren
rden
doutn-2
an-1
din-1
t
t
DATASU
WERESU
doutn-1
bn
t
DATAH
an
din
Figure 6–4
and M-RAM timing parameters shown in
t
t
R X _ F R E Q L O C K
R X _ F R E Q L O C K 2 P H A S E L O C K
Table 6–43. Stratix GX Reset & PLL Lock Time Parameter Descriptions
(Part 2 of 2)
t
doutn-1
WEREH
doutn
a0
b0
Symbol
shows the TriMatrix memory waveforms for the M512, M4K,
t
t
DATACO1
WEREH
t
DATACO2
a1
t
RC
doutn
dout0
The time until the clock recovery unit (CRU)
switches to data mode from lock to reference
mode.
The time until CRU phase locks to data after
switching from lock to data mode.
a2
b1
t
t
WADDRSU
a3
WERESU
dout0
Tables 6–39
Parameter
din4
a4
b2
through 6–41.
Altera Corporation
t
WADDRH
din5
a5
June 2006
b3
din6
a6