EP1S80F1508C6 Altera, EP1S80F1508C6 Datasheet - Page 88

IC STRATIX FPGA 80K LE 1508-FBGA

EP1S80F1508C6

Manufacturer Part Number
EP1S80F1508C6
Description
IC STRATIX FPGA 80K LE 1508-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S80F1508C6

Number Of Logic Elements/cells
79040
Number Of Labs/clbs
7904
Total Ram Bits
7427520
Number Of I /o
1203
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1441

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S80F1508C6
Manufacturer:
ALTERA
Quantity:
465
Part Number:
EP1S80F1508C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S80F1508C6
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1508C6
Manufacturer:
ALTERA
Quantity:
20
Part Number:
EP1S80F1508C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S80F1508C6
0
Part Number:
EP1S80F1508C6ES
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1508C6N
Manufacturer:
ALTERA
Quantity:
5
Part Number:
EP1S80F1508C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S80F1508C6N
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1508C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
PLLs & Clock Networks
2–74
Stratix Device Handbook, Volume 1
There are 16 dedicated clock pins (CLK[15..0]) to drive either the global
or regional clock networks. Four clock pins drive each side of the device,
as shown in
the global and regional clock networks.
Global Clock Network
These clocks drive throughout the entire device, feeding all device
quadrants. The global clock networks can be used as clock sources for all
resources within the device—IOEs, LEs, DSP blocks, and all memory
blocks. These resources can also be used for control signals, such as clock
enables and synchronous or asynchronous clears fed from the external
pin. The global clock networks can also be driven by internal logic for
internally generated global clocks and asynchronous clears, clock
enables, or other control signals with large fanout.
16 dedicated CLK pins driving global clock networks.
Figure
2–42. Enhanced and fast PLL outputs can also drive
Figure 2–42
Altera Corporation
shows the
July 2005

Related parts for EP1S80F1508C6