XC2S300E-6PQ208C Xilinx Inc, XC2S300E-6PQ208C Datasheet - Page 9

IC FPGA 1.8V 1536 CLB'S 208-PQFP

XC2S300E-6PQ208C

Manufacturer Part Number
XC2S300E-6PQ208C
Description
IC FPGA 1.8V 1536 CLB'S 208-PQFP
Manufacturer
Xilinx Inc
Series
Spartan™-IIEr
Datasheet

Specifications of XC2S300E-6PQ208C

Number Of Logic Elements/cells
6912
Number Of Labs/clbs
1536
Total Ram Bits
65536
Number Of I /o
146
Number Of Gates
300000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
122-1211

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2S300E-6PQ208C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2S300E-6PQ208C
Manufacturer:
XILINX
0
Part Number:
XC2S300E-6PQ208C
Manufacturer:
XILINX
0
Part Number:
XC2S300E-6PQ208C
Manufacturer:
XILINX
Quantity:
80
Part Number:
XC2S300E-6PQ208C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2S300E-6PQ208C0775
Manufacturer:
XILINX
0
DS077-2 (v2.3) June 18, 2008
Architectural Description
Spartan-IIE FPGA Array
The Spartan
Figure
© 2003-2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other
trademarks are the property of their respective owners.
DS077-2 (v2.3) June 18, 2008
Product Specification
IOBs provide the interface between the package pins
and the internal logic
CLBs provide the functional elements for constructing
most logic
Dedicated block RAM memories of 4096 bits each
Clock DLLs for clock-distribution delay compensation
and clock domain control
Versatile multi-level interconnect structure
3, is composed of five major configurable elements:
®
-IIE user-programmable gate array, shown in
I/O LOGIC
R
DLL
DLL
Figure 3: Basic Spartan-IIE Family FPGA Block Diagram
CLBs
CLBs
www.xilinx.com
0
Spartan-IIE FPGA Family:
Functional Description
Product Specification
As can be seen in
structure with easy access to all support and routing struc-
tures. The IOBs are located around all the logic and mem-
ory elements for easy and quick routing of signals on and off
the chip.
Values stored in static memory cells control all the config-
urable logic elements and interconnect resources. These
values load into the memory cells on power-up, and can
reload if necessary to change the function of the device.
Each of these elements will be discussed in detail in the fol-
lowing sections.
CLBs
CLBs
Figure
DLL
DLL
3, the CLBs form the central logic
DS077_01_052102
9

Related parts for XC2S300E-6PQ208C