IDT79R3041-20J IDT, Integrated Device Technology Inc, IDT79R3041-20J Datasheet - Page 8

no-image

IDT79R3041-20J

Manufacturer Part Number
IDT79R3041-20J
Description
IC MPU 32BIT 5V 20MHZ 84-PLCC
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT79R3041-20J

Processor Type
RISC 32-Bit
Speed
20MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
79R3041-20J

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT79R3041-20J
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT79R3041-20J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT79R3041-20J
Manufacturer:
IDT
Quantity:
47
Part Number:
IDT79R3041-20J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT79R3041-20J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT79R3041-20JG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT79R3041-20JG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT79R3041 INTEGRATED RISController FOR LOW COST SYSTEMS
• Programmable memory Port Widths: The R3041 allows
THERMAL CONSIDERATIONS
niques to improve the thermal properties of high-speed pro-
cessors. Thus, all versions of the RISController family are
packaged in cavity down packaging.
cavity down, injection molded PLCC package (the “J” pack-
age). This package is used for all speeds of the R3041 family.
RISController family utilize more advanced packaging tech-
niques to dissipate power while remaining both low-cost and
pin- and socket- compatible with the PLCC package. Thus,
these members of the RISController family are available in the
MQUAD package (the “MJ” package), which is an all alumi-
num package with the die attached to a normal copper lead-
frame mounted to the aluminum casing. The MQUAD pack-
age is pin and form compatible with the PLCC package. Thus,
designers can choose to utilize this package without changing
their PCB.
the kernel to partition the physical memory space into
various sub-regions, and to individually indicate the port
width of these sub-regions. Thus, the bus interface unit can
perform data packing and unpacking when communicating
with narrow memory sub-regions. For example, these fea-
tures, can be used to allow the R3041 to interface with
narrow 8-bit boot PROMs, or to implement 16-bit only
memory systems.
The RISController family utilizes special packaging tech-
The lowest cost members of the family use a standard
Higher speed and higher performance members of the
"J" Package
TQFP
ØCA
Table 2. Thermal Resistance (Ø
29
55
0
200
26
40
Airflow (ft/min)
400
21
35
CA
) at Various Airflows
600
18
33
800
16
31
2905 tbl 02
1000
15
30
a case temperature range of 0 C to +85 C. The type of
package, speed (power) of the device, and airflow conditions,
affect the equivalent ambient conditions which meet this
specification.
calculated using the thermal resistance from case to ambient
ambient and case temperature:
where P is the maximum power consumption at hot tempera-
ture, calculated by using the maximum Icc specification for the
device.
Table 2 for the PLCC package.
NOTES ON SYSTEM DESIGN
speed system design. Thus, set-up and hold-time require-
ments have been kept to a minimum, allowing a wide variety
of system interface strategies.
feedback from its SysClk output to the internal bus interface
unit. This allows the R3041 to reference input signals to the
reference clock seen by the external system. The SysClk
output is designed to provide relatively large AC drive to
minimize skew due to slow rise or fall times. A typical part will
have less than 2ns rise or fall (10% to 90% signal times) when
driving the test load.
designing for direct SysClk use. Total loading (due to devices
connected on the signal net and the routing of the net itself)
should be minimized to ensure the SysClk output has a
smooth and rapid transition. Long rise and/or fall times may
cause a degradation in the speed capability of an individual
device.
ensure adequate address hold time to ALE. The system
designer should be careful when designing the ALE net to
minimize total loading and to minimize skew between ALE and
the A/D bus, which will ensure adequate address access latch
time.
system designer with assistance for these and other design
issues.
CA
The members of the RISController family are guaranteed in
The equivalent allowable ambient temperature, T
Typical values for Ø
The R3041 has been designed to simplify the task of high-
To minimize these AC parameters, the R3041 employs
Therefore, the system designer should use care when
Similarly, the R3041 employs feedback on its ALE output to
IDT's field and factory applications groups can provide the
) of the given package. The following equation relates
T
A
= T
CA
COMMERCIAL TEMPERATURE RANGE
C
at various airflows are shown in
- P * Ø
CA
A
, can be
8

Related parts for IDT79R3041-20J