Z8622912PSG Zilog, Z8622912PSG Datasheet - Page 18

• Manufacturer Part Number: Z8622912PSG
• Description: IC CCD W/2ND I2C ADD 18-DIP
• Manufacturer: Zilog
• Type: Video Decoderr

Specifications of Z8622912PSG

• Applications: Set-Top Boxes, TV
• Voltage - Supply, Digital: 4.75 V ~ 5.25 V
• Mounting Type: Through Hole
• Package / Case: 18-DIP (0.300", 7.62mm)
• Processor Series: Z8622x
• Core: Z80
• Data Bus Width: 8 bit
• Program Memory Type: CGROM
• Program Memory Size: 3.7 B
• Maximum Clock Frequency: 12 MHz
• Operating Supply Voltage: 4.75 V to 5.25 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: Through Hole
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Voltage - Supply, Analog: -
• Lead Free Status / Rohs Status: Details

<      ( 7 0 % 6 + 1 0 # . & ' 5 % 4 + 2 6 + 1 0
21 waveform in the video field corresponding to the
data channel selected for display. The decoder is held
in the Decoder OFF (TV) state until a Line 21
waveform is continuously detected for a period of 0.5
seconds. After a valid Line 21 waveform has been
detected for 0.5 seconds, and assuming that the user
has selected the Decoder ON state, the normal display
for the data channel selected is presented. The
autoblanking circuit is not activated again until a valid
Line 21 waveform has been lost for 1.5 seconds. Any
data received during the 1.5-second period resets the
counter. As a result, autoblanking is only activated on
continuous loss of the Line 21 waveform for 1.5
seconds.
% Q P V K P W G F
Note:
4. The fourth method of clearing the screen is by the
action of the 16-Second Erase Timer. This function is
only active when a CAPTION or XDS display mode
has been selected. If no data is received for the display
channel selected for a 16-Second period, the on-screen
memory is erased; however, the decoder is still on the
selected channel (with the decoder ON), allowing data
for the selected channel to be displayed.
A valid Line 21 waveform is defined as the presence of a
7-cycle run-in clock, in addition to a start bit on Line 21
of the field being examined.
ZiLOG