M25P128-VMF6PB Micron Technology Inc, M25P128-VMF6PB Datasheet - Page 10

• Manufacturer Part Number: M25P128-VMF6PB
• Manufacturer: Micron Technology Inc

Specifications of M25P128-VMF6PB

• Cell Type: NOR
• Density: 128Mb
• Access Time (max): 8ns
• Interface Type: Serial (SPI)
• Address Bus: 1b
• Operating Supply Voltage (typ): 3.3V
• Operating Temp Range: -40C to 85C
• Package Type: SO W
• Sync/async: Synchronous
• Operating Temperature Classification: Industrial
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 3.6V
• Word Size: 8b
• Number Of Words: 16M
• Supply Current: 8mA
• Mounting: Surface Mount
• Pin Count: 16
• Lead Free Status / Rohs Status: Compliant

3
Figure 4.
1. The Write Protect (W/V
2. These pull-up resistors, R, ensure that the memory devices are not selected if the Bus Master leaves the S line in the high-
10/47
impedance state. As the Bus Master may enter a state where all inputs/outputs are in high impedance at the same time
(e.g.: when the Bus Master is reset), the clock line (C) must be connected to an external pull-down resistor so that, when all
inputs/outputs become high impedance, S is pulled High while C is pulled Low (thus ensuring that S and C do not become
High at the same time, and so, that the t
SPI Interface with
(CPOL, CPHA) =
CS3
(0, 0) or (1, 1)
SPI bus master
SPI modes
These devices can be driven by a microcontroller with its SPI peripheral running in either of
the two following modes:
For these two modes, input data is latched in on the rising edge of Serial Clock (C), and
output data is available from the falling edge of Serial Clock (C).
The difference between the two modes, as shown in
bus master is in Stand-by mode and not transferring data:
Bus master and memory devices on the SPI bus
CS2
CPOL=0, CPHA=0
CPOL=1, CPHA=1
C remains at 0 for (CPOL=0, CPHA=0)
C remains at 1 for (CPOL=1, CPHA=1)
CS1
PP
) and Hold (HOLD) signals should be driven, High or Low as appropriate.
SDO
SDI
SCK
R
(2)
R
(2)
SHCH
C Q D
S
SPI memory
requirement is met).
device
W/V
PP
V
CC
HOLD
R
V
(2)
SS
C Q D
S
SPI memory
device
W/V
Figure
PP
V
CC
HOLD
R
5, is the clock polarity when the
V
(2)
SS
C Q D
S
SPI memory
device
W/V
V
PP
CC
HOLD
AI12836
V
SS
V
V
CC
SS