IDT74ALVC162836PA IDT, Integrated Device Technology Inc, IDT74ALVC162836PA Datasheet

IDT74ALVC162836PA

Manufacturer Part Number
IDT74ALVC162836PA
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT74ALVC162836PA

Logic Family
ALVC
Operating Supply Voltage (typ)
2.5/3.3V
Propagation Delay Time
6.5ns
Number Of Elements
1
Number Of Channels
20
Input Logic Level
LVTTL
Output Logic Level
LVTTL
Output Type
3-State
Package Type
TSSOP
Polarity
Non-Inverting
Logical Function
Universal Bus Driver
Operating Supply Voltage (min)
2.3V
Operating Supply Voltage (max)
3.6V
Quiescent Current (typ)
100nA
Technology
CMOS
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
56
Lead Free Status / Rohs Status
Not Compliant
FEATURES:
• 0.5 MICRON CMOS Technology
• Typical t
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
• V
• V
• V
• CMOS power levels (0.4μ μ μ μ μ W typ. static)
• Rail-to-Rail output swing for increased noise margin
• Available in SSOP package
DRIVE FEATURES:
• Light Balanced Output Drivers: ±12mA
• Minimal switching noise
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
FUNCTIONAL BLOCK DIAGRAM
© 2004 Integrated Device Technology, Inc.
IDT74ALVC162836
3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
machine model (C = 200pF, R = 0)
CC
CC
CC
= 3.3V ± 0.3V, Normal Range
= 2.5V ± 0.2V
= 2.7V to 3.6V, Extended Range
SK(o)
(Output Skew) < 250ps
CLK
OE
LE
A
1
1
56
29
55
3.3V CMOS 20-BIT
UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS
TO 19 OTHER CHANNELS
1
APPLICATIONS:
• SDRAM Modules
• PC Motherboards
• Workstations
DESCRIPTION:
technology. Data flow from A to Y is controlled by the output-enable (OE)
input. The device operates in the transparent mode when the latch-enable
(LE) input is low. When LE is high, the A data is latched if the clock (CLK)
input is held at a high or low logic level. If LE is high, the A data is stored
in the latch/flip-flop on the low-to-high transition of CLK. When OE is high,
the outputs are in the high-impedance state.
which will significantly reduce line noise when used with light loads. This
driver has been designed to drive ±12mA at the designated threshold
levels.
This 20-bit universal bus driver is built using advanced dual metal CMOS
The ALVC162836 has series resistors in the device output structure
1
C
D
CLK
1
INDUSTRIAL TEMPERATURE RANGE
IDT74ALVC162836
JANUARY 2004
2
Y
1
DSC-4900/7

Related parts for IDT74ALVC162836PA

IDT74ALVC162836PA Summary of contents

Page 1

IDT74ALVC162836 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS FEATURES: • 0.5 MICRON CMOS Technology • Typical t (Output Skew) < 250ps SK(o) • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, ...

Page 2

IDT74ALVC162836 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS PIN CONFIGURATION GND ...

Page 3

IDT74ALVC162836 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition –40°C to +85°C A Symbol Parameter V Input HIGH Voltage Level IH V Input ...

Page 4

IDT74ALVC162836 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS OPERATING CHARACTERISTICS, T Symbol Parameter C Power Dissipation Capacitance Outputs enabled PD C Power Dissipation Capacitance Outputs disabled PD SWITCHING CHARACTERISTICS Symbol Parameter f MAX t Propagation Delay PLH t ...

Page 5

IDT74ALVC162836 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS (1) (1) Symbol V = 3.3V±0. 2. LOAD V 2.7 2 1.5 1 ...

Page 6

IDT74ALVC162836 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS ORDERING INFORMATION IDT ALVC X XXX XX Family Temp. Range Bus-Hold CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 XXX XX Device Type Package PA Thin Shrink ...

Related keywords