SCN2681AC1N28 NXP Semiconductors, SCN2681AC1N28 Datasheet - Page 24

no-image

SCN2681AC1N28

Manufacturer Part Number
SCN2681AC1N28
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SCN2681AC1N28

Number Of Channels
2
Transmitter And Receiver Fifo Counter
No
Operating Supply Voltage (typ)
5V
Package Type
PDIP
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Mounting
Through Hole
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SCN2681AC1N28
Manufacturer:
PHILIPS
Quantity:
5 530
Part Number:
SCN2681AC1N28
Manufacturer:
PHILIPS
Quantity:
5 120
Part Number:
SCN2681AC1N28
Manufacturer:
PHILIPS
Quantity:
111
Philips Semiconductors
Table 5. Baud Rates Extended
NOTE: Each read on address H‘2’ will toggle the baud rate test mode. When in the BRG test mode, the baud rates change as shown to the left.
This change affects all receivers and transmitters on the DUART. See “Extended baud rates for SCN2681, SCN68681, SCC2691, SCC2692,
SCC68681 and SCC2698B” in application notes elsewhere in this publication
The test mode at address H‘A’ changes all transmitters and receivers to the 1x mode and connects the output ports to some internal nodes.
2004 Mar 18
Dual asynchronous receiver/transmitter (DUART)
Receiver Reset in the Normal Mode (Receiver Enabled)
Reset can be accomplished easily by issuing a receiver software or hardware reset followed by a receiver enable. All receiver data,
status and programming will be preserved and available before reset. The reset will NOT affect the programming.
Receiver Reset in the Wake-Up Mode (MR1[4:3] = 11)
Reset can also be accomplished easily by first exiting the wake-up mode (MR1[4:3] = 00 or 01 or 10), then issuing a receiver software or
hardware reset followed by a wake-up re-entry (MR1[4:3] = 11). All receiver data, status and programming will be preserved and
available before reset. The reset will NOT affect other programming.
The reason for this is the receiver is partially enabled when the parity bits are at ‘11’. Thus the receiver disable and reset is bypassed by
the partial enabling of the receiver.
CSR[7:4]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
ACR[7] = 0
I/O2 – 16X
I/O2 – 1X
38.4K
134.5
1,200
1,050
2,400
4,800
7,200
9,600
Timer
110
200
300
600
50
Normal BRG
ACR[7] = 1
I/O2 – 16X
I/O2 – 1X
19.2K
134.5
1,200
2,000
2,400
4,800
1,800
9,600
Timer
150
300
600
110
75
24
ACR[7] = 0
I/O2 – 16X
I/O2 – 1X
115.2K
19.2K
28.8K
57.6K
57.6K
57.6K
38.4K
4,800
1,076
1,050
4,800
9,600
Timer
880
BRG Test
ACR[7] = 1
I/O2 – 16X
I/O2 – 1X
SCN2681
115.2K
14.4K
28.8K
57.6K
57.6K
14.4K
19.2K
7,200
1,076
2,000
4,800
9,600
Timer
880
Product data
SD00097

Related parts for SCN2681AC1N28