SAK-C167CS-L33M Infineon Technologies, SAK-C167CS-L33M Datasheet - Page 60

no-image

SAK-C167CS-L33M

Manufacturer Part Number
SAK-C167CS-L33M
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAK-C167CS-L33M

Cpu Family
C166
Device Core Size
16b
Frequency (max)
33MHz
Interface Type
CAN/SPI/USART
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
11KB
# I/os (max)
111
Number Of Timers - General Purpose
5
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
24-chx10-bit
Instruction Set Architecture
CISC/RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
144
Package Type
MQFP
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAK-C167CS-L33M
Manufacturer:
HITACHI
Quantity:
6 220
Part Number:
SAK-C167CS-L33M CA+
Manufacturer:
Infineon Technologies
Quantity:
10 000
P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register
RSTCON under software control.
Table 11
generation mode.
Table 11
CLKCFG
(RP0H.7-5)
1)
2)
3)
Prescaler Operation
When prescaler operation is configured (CLKCFG = 001
the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of
the duration of an individual TCL) is defined by the period of the input clock
The timings listed in the AC Characteristics that refer to TCLs therefore can be
calculated using the period of
Phase Locked Loop
When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is
enabled and provides the CPU clock (see
frequency by the factor F which is selected via the combination of pins P0.15-13 (i.e.
f
clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock
frequency does not change abruptly.
Data Sheet
CPU
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
The external clock input range refers to a CPU clock range of 10 … 40 MHz.
The maximum frequency depends on the duty cycle of the external clock signal.
In prescaler mode the full CPU clock range cannot be used.
=
f
OSC
associates the combinations of these three bits with the respective clock
× F). With every F’th transition of
CPU Frequency
f
f
f
f
f
f
f
f
f
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
C167CS Clock Generation Modes
CPU
f
CPU
× 4
× 3
× 2
× 5
× 1
× 1.5
/ 2
× 2.5
=
f
OSC
is half the frequency of
× F
f
OSC
External Clock
Input Range
2.5 to 10 MHz
3.33 to 13.33 MHz
5 to 20 MHz
2 to 8 MHz
1 to 40 MHz
6.66 to 26.66 MHz
2 to 50 MHz
4 to 16 MHz
for any TCL.
56
f
3)
f
Table
OSC
OSC
1)
and the high and low time of
the PLL circuit synchronizes the CPU
11). The PLL multiplies the input
Notes
Default configuration
Direct drive
CPU clock via prescaler
B
) the CPU clock is derived from
2)
C167CS-4R
V2.2, 2001-08
C167CS-L
f
OSC
f
CPU
.
(i.e.

Related parts for SAK-C167CS-L33M