M24C08-WDW6T STMicroelectronics, M24C08-WDW6T Datasheet - Page 6

no-image

M24C08-WDW6T

Manufacturer Part Number
M24C08-WDW6T
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24C08-WDW6T

Density
8Kb
Interface Type
Serial (I2C)
Organization
1Kx8
Access Time (max)
900ns
Frequency (max)
400KHz
Write Protection
Yes
Data Retention
40Year
Operating Supply Voltage (typ)
3.3/5V
Package Type
TSSOP
Operating Temp Range
-40C to 85C
Supply Current
2mA
Operating Supply Voltage (min)
2.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C08-WDW6T
Manufacturer:
IR
Quantity:
61
Part Number:
M24C08-WDW6T
Manufacturer:
ST
0
Part Number:
M24C08-WDW6T
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M24C08-WDW6T
Quantity:
30 000
Part Number:
M24C08-WDW6TP
Manufacturer:
ST
Quantity:
181
Part Number:
M24C08-WDW6TP
Manufacturer:
ST-PB
Quantity:
236
Part Number:
M24C08-WDW6TP
Manufacturer:
ST
0
Part Number:
M24C08-WDW6TP
Manufacturer:
ST
Quantity:
180
Part Number:
M24C08-WDW6TP
Manufacturer:
STM
Quantity:
20 000
Part Number:
M24C08-WDW6TR
Manufacturer:
ST
0
Summary description
1
6/33
Summary description
These I²C-compatible electrically erasable programmable memory (EEPROM) devices are
organized as 2048/1024/512/256/128 x 8 (M24C16, M24C08, M24C04, M24C02 and
M24C01).
In order to meet environmental requirements, ST offers these devices in ECOPACK®
packages.
ECOPACK® packages are Lead-free and RoHS compliant.
ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.
Figure 1.
I²C uses a two-wire serial interface, comprising a bi-directional data line and a clock line.
The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the
I²C bus definition.
The device behaves as a slave in the I²C protocol, with all memory operations synchronized
by the serial clock. Read and Write operations are initiated by a Start condition, generated
by the bus master. The Start condition is followed by a Device Select Code and Read/Write
bit (RW) (as described in
When writing data to the memory, the device inserts an acknowledge bit during the 9
time, following the bus master’s 8-bit transmission. When data is read by the bus master, the
bus master acknowledges the receipt of the data byte in the same way. Data transfers are
terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.
Table 2.
E0, E1, E2
SDA
SCL
WC
V
V
CC
SS
Logic diagram
Signal names
Table
E0-E2
SCL
WC
3), terminated by an acknowledge bit.
Chip Enable
Serial Data
Serial Clock
Write Control
Supply Voltage
Ground
3
V CC
V SS
M24Cxx
M24C16, M24C08, M24C04, M24C02, M24C01
AI02033
SDA
th
bit

Related parts for M24C08-WDW6T