GS880Z36AT-166 GSI TECHNOLOGY, GS880Z36AT-166 Datasheet

GS880Z36AT-166

Manufacturer Part Number
GS880Z36AT-166
Description
Manufacturer
GSI TECHNOLOGY
Datasheet

Specifications of GS880Z36AT-166

Density
9Mb
Access Time (max)
7ns
Sync/async
Synchronous
Architecture
SDR
Clock Freq (max)
142.8MHz
Operating Supply Voltage (typ)
2.5/3.3V
Address Bus
18b
Package Type
TQFP
Operating Temp Range
0C to 70C
Number Of Ports
1
Supply Current
155mA
Operating Supply Voltage (min)
2.3/3V
Operating Supply Voltage (max)
2.7/3.6V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Word Size
36b
Number Of Words
256K
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GS880Z36AT-166
Manufacturer:
GSI
Quantity:
20 000
100-Pin TQFP
Commercial Temp
Industrial Temp
Features
• NBT (No Bus Turn Around) functionality allows zero wait
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• User-configurable Pipeline and Flow Through mode
• LBO pin for Linear or Interleave Burst mode
• Pin compatible with 2M, 4M, and 8M devices
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• ZZ Pin for automatic power-down
• JEDEC-standard 100-lead TQFP package
Functional Description
The GS880Z18/36AT is a 9Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Rev: 1.03 11/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
read-write-read bus utilization; Fully pin-compatible with
both pipelined and flow through NtRAM™, NoBL™ and
ZBT™ SRAMs
Through
Pipeline
3-1-1-1
2-1-1-1
3.3 V
2.5 V
Flow
3.3 V
2.5 V
9Mb Pipelined and Flow Through
Synchronous NBT SRAM
Curr
Curr
Curr
Curr
Curr
Curr
Curr
Curr
tCycle
tCycle
t
t
(x32/x36)
(x32/x36)
(x32/x36)
(x32/x36)
KQ
KQ
(x18)
(x18)
(x18)
(x18)
Parameter Synopsis
1/23
-250 -225 -200 -166 -150 -133 Unit
280
330
275
320
175
200
175
200
2.5
4.0
5.5
5.5
255
300
250
295
165
190
165
190
2.7
4.4
6.0
6.0
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS880Z18/36AT may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, meaning that in addition to the
rising edge triggered registers that capture input signals, the
device incorporates a rising-edge-triggered output register. For
read cycles, pipelined SRAM output data is temporarily stored
by the edge triggered output register during the access cycle
and then released to the output drivers at the next rising edge of
clock.
The GS880Z18/36AT is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
Standard 100-pin TQFP package.
230
270
230
265
160
180
160
180
3.0
5.0
6.5
6.5
GS880Z18/36AT-250/225/200/166/150/133
200
230
195
225
150
170
150
170
3.4
6.0
7.0
7.0
185
215
180
210
145
165
145
165
3.8
6.7
7.5
7.5
165
190
165
185
135
150
135
150
4.0
7.5
8.5
8.5
mA
mA
mA
mA
mA
mA
mA
mA
ns
ns
ns
ns
© 2001, GSI Technology
250 MHz–133 MHz
2.5 V or 3.3 V V
2.5 V or 3.3 V I/O
DD

Related parts for GS880Z36AT-166

GS880Z36AT-166 Summary of contents

Page 1

... Curr 175 165 160 150 145 (x18) Curr 200 190 180 170 165 (x32/x36) 1/23 250 MHz–133 MHz 3.3 V I/O 4.0 ns 7.5 ns 165 mA 190 mA 165 mA 185 mA 8.5 ns 8.5 ns 135 mA 150 mA 135 mA 150 mA © 2001, GSI Technology DD ...

Page 2

... DDQ DDQ DDQ DQP DDQ Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 GS880Z18AT Pinout (Package T) 512K x 18 Top View 2/ DDQ DQP DDQ DDQ DDQ © 2001, GSI Technology ...

Page 3

... DDQ DDQ DDQ DDQ DQP Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 GS880Z36AT Pinout (Package T) 256K x 36 Top View 3/23 DQP DDQ DDQ DDQ DDQ DQP 51 A © 2001, GSI Technology ...

Page 4

... Byte D Data Input and Output pins Power down control; active high Pipeline/Flow Through Mode Control; active low Linear Burst Order; active low Core power supply Ground Output driver power supply 4/23 ; active low A9 ; active low B9 ; active low C9 ; active low D9 © 2001, GSI Technology ...

Page 5

... GS880Z18/36A NBT SRAM Functional Block Diagram Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 Amps Sense Drivers Write 5/23 © 2001, GSI Technology ...

Page 6

... Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 & determine which bytes will be written. All or none may be activated. A write and E ). Deassertion of any one of the Enable © 2001, GSI Technology ...

Page 7

... Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 External L Next L External L Next L External L Next L Next L None L None L None L None L None L None Current L 7/ High High High-Z 1,2,3, High High High High High High © 2001, GSI Technology Notes 1,10 2 1,2,10 3 1,3, ...

Page 8

... and D represent input command codes ,as indicated in the Synchronous Truth Table. n+1 n+2 ƒ ƒ Next State Pipeline and Flow Through Read/Write Control State Diagram 8/23 New Write Burst Write B D n+3 ƒ ƒ © 2001, GSI Technology ...

Page 9

... and D represent input command codes as indicated in the Truth Tables. Next State (n+2) n n+1 n+2 ƒ ƒ Intermediate Current State State Pipeline Mode Data I/O State Diagram 9/23 Intermediate R B Data Out W (Q Valid) D n+3 ƒ ƒ Next State © 2001, GSI Technology ...

Page 10

... Pipeline and Flow Through Read Write Control State Diagram 10/ Data Out W (Q Valid) D Notes 1. The Hold command (CKE Low) is not shown because it prevents any state change and D represent input command codes as indicated in the Truth Tables. n+2 n+3 ƒ ƒ © 2001, GSI Technology ...

Page 11

... Note: The burst counter wraps to initial state on the 5th clock. 11/23 Function Linear Burst Interleaved Burst Flow Through Pipeline Active Standby High Drive (Low Impedance) Low Drive (High Impedance) A[1:0] A[1:0] A[1:0] A[1: BPR 1999.05.18 © 2001, GSI Technology ...

Page 12

... Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 Sleep Mode Timing Diagram tKH tKH tKL tKL tZZS tZZH DD 12/23 2. The duration of SB tZZR pipelined parts and V on flow DDQ © 2001, GSI Technology DDQ ...

Page 13

... Value –0.5 to 4.6 –0.5 to 4.6 –0 +0.5 (≤ 4.6 V max.) DDQ –0 +0.5 (≤ 4.6 V max.) DD +/–20 +/–20 1.5 –55 to 125 –55 to 125 Typ. Max. Unit 3.3 3.6 V 2.5 2.7 V 3.3 3.6 V 2.5 2.7 V © 2001, GSI Technology Unit Notes ...

Page 14

... V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC. DDn 14/23 Max. Unit Notes 0.3 V 1,3 DDQ 0.8 V 1,3 Max. Unit Notes 0.3 0.3 V 1,3 DDQ 0.3*V V 1,3 DD Max. Unit Notes ° ° © 2001, GSI Technology ...

Page 15

... Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 Overshoot Measurement and Timing 50% V Symbol Test conditions I/O OUT Conditions V – DDQ Fig. 1 Output Load 1 DQ 50Ω V DDQ/2 * Distributed Test Jig Capacitance 15/23 50% tKC Typ. Max. Unit 30pF © 2001, GSI Technology ...

Page 16

... V ≤ Output Disable OUT –8 mA, V OH2 OH DDQ –8 mA, V OH3 OH DDQ 16/23 Min – ≥ V – ≤ V –1 uA 100 uA IH ≥ V –100 uA IL ≤ V – – 2.375 V 1 3.135 V 2.4 V — © 2001, GSI Technology Max — — 0.4 V ...

Page 17

... Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 17/23 © 2001, GSI Technology ...

Page 18

... GSI Technology -133 Unit Min Max 7.5 — ns 4.0 ns — 1.5 — ns 1.5 ns — 1.5 — ns 0.5 ns — 8.5 — ns 8.5 ns — ...

Page 19

... Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 Pipeline Mode Timing Suspend Read C Write D writeno-op tKH tKH tKC tKC tKL tKL D(A) Q(B) Q(C) 19/23 Read E Deselect E tLZ tHZ tKQ tKQX D(D) Q(E) © 2001, GSI Technology ...

Page 20

... Flow Through Mode Timing Write B+1 Read C Cont tKL tKL tKH tKH tKC tKC C D tKQ tLZ D(B) D(B+1) Q(C) tOHZ 20/23 Read D Write E Read F Write tKQ tKQX tHZ tLZ Q(D) D(E) Q(F) tOLZ tOE © 2001, GSI Technology tKQX D(G) ...

Page 21

... Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS880Z18/36AT-250/225/200/166/150/133 θ 0.10 0.15 1.40 1.45 0.30 0.40 0.20 — e 22.0 22.1 20.0 20.1 16.0 16.1 b 14.0 14.1 0.65 — 0.60 0.75 1.00 — 0.10 — 7° 21/ BPR 1999.05.18 © 2001, GSI Technology ...

Page 22

... GS880Z18AT-133I 256K x 36 GS880Z36AT-250I 256K x 36 GS880Z36AT-225I 256K x 36 GS880Z36AT-200I 256K x 36 GS880Z36AT-166I 256K x 36 GS880Z36AT-150I 256K x 36 GS880Z36AT-133I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS88Z36150IT. 2. ...

Page 23

... Updated ZZ recovery time diagram • Updated AC Test Conditions table and removed Output Load 2 diagram • Removed Preliminary banner Content • Removed pin locations from pin description table • Updated format Format/Content • Updated mechanical drawings • Updated timing diagrams 23/23 © 2001, GSI Technology ...

Related keywords