SI3232-KQ Silicon Laboratories Inc, SI3232-KQ Datasheet - Page 48

• Manufacturer Part Number: SI3232-KQ
• Description: IC SLIC PROG DUAL-CH 64TQFP
• Manufacturer: Silicon Laboratories Inc

Specifications of SI3232-KQ

• Package / Case: *
• Function: Subscriber Line Interface Concept (SLIC)
• Interface: ISDN
• Number Of Circuits: 2
• Voltage - Supply: 3.13 V ~ 3.47 V
• Current - Supply: 28mA
• Power (watts): 280mW
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Product: SLIC
• Supply Voltage (min): 3.13 V
• Supply Current: 28 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Number Of Channels: 2
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Si3232
When a resource reaches an interrupt condition, it
signals an interrupt to the interrupt control block. The
interrupt control block then sets the associated bit in the
interrupt status register if the mask bit for that interrupt
is set. The INT pin is a NOR of the bits of the interrupt
status registers. Therefore, if a bit in the interrupt status
registers is asserted, IRQ asserts low. Upon receiving
the interrupt, the interrupt handler should read interrupt
status registers to determine which resource is
requesting service. All interrupt bits in the interrupt
status registers, IRQ0–IRQ3, are cleared following a
register read operation. While the interrupt status
registers are non-zero, the INT pin remains asserted.
SPI Control Interface
The Si3232 has a 4-wire serial peripheral interface
(SPI) control bus modeled after commonly-available
micro-controller and serial peripheral devices. The
interface consists of a clock (SCLK), chip select (CSB),
serial data input (SDI), and serial data output (SDO). In
addition, the Si3232 includes a serial data through
output (SDI_THRU) to support daisy chain operation of
up to eight devices (up to sixteen channels). The device
can operate with both 8-bit and 16-bit SPI controllers.
Each SPI operation consists of a control byte, an
address byte (of which only the seven LSBs are used
internally), and either one or two data bytes depending
on the width of the controller and whether the access is
to a direct or indirect register. Bytes are always
transmitted MSB first.
48
BRDCST
7
R/W
6
REG/RAM Reserved
5
Preliminary Rev. 0.95
4
There are a number of variations of usage on this four-
wire interface as follows:
!
!
!
!
The control byte has the following structure and is
presented on the SDI pin MSB first.
CID[0]
Continuous clocking . During continuous clocking,
the data transfers are controlled by the assertion of
the CSB pin. CSB must be asserted before the
falling edge of SCLK on which the first bit of data is
expected during a read cycle and must remain low
for the duration of the 8-bit transfer (command/
address or data), going high after the last rising of
SCLK after the transfer.
Clock only during transfer . In this mode, the clock
cycles only during the actual byte transfers. Each
byte transfer will consist of eight clock cycles in a
return to 1 format.
SDI/SDO wired operation . Independent of the
clocking options described, SDI and SDO can be
treated as two separate lines or wired together if the
master is capable of tri-stating its output during the
data byte transfer of a read operation.
Soft reset . The SPI state machine resets whenever
CSB is asserted during an operation on an SCLK
cycle that is not a multiple of eight. This provides a
mechanism for the controller to force the state
machine to a known state in the case where the
controller and the device appear to be out of
synchronization.
3
CID[1]
2
CID[2]
1
CID[3]
0