DS2155LN Maxim Integrated Products, DS2155LN Datasheet - Page 137

IC TXRX T1/E1/J1 1-CHIP 100-LQFP

DS2155LN

Manufacturer Part Number
DS2155LN
Description
IC TXRX T1/E1/J1 1-CHIP 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheets

Specifications of DS2155LN

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
BERT Generator and Detector, CMI Coder and Decoder, HDLC Controller
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2155LN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2155LN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2155LNB+
Manufacturer:
Maxim
Quantity:
100
Part Number:
DS2155LNB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2155LNC2+
Manufacturer:
ROHM
Quantity:
2 000
Part Number:
DS2155LNC2+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2155LNC2+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 2/Receive Packet Status (PS0 to PS2). These are real-time bits indicating the status as of the last read of
the receive FIFO.
Bit 3/Receive FIFO Empty (REMPTY). A real-time bit that is set high when the receive FIFO is empty.
Bit 4/Transmit FIFO Full (TFULL). A real-time bit that is set high when the FIFO is full.
Bit 5/Transmit FIFO Empty (TEMPTY). A real-time bit that is set high when the FIFO is empty.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/HDLC #1 Opening Byte Event (H1OBT). Set when the next byte available in the receive FIFO is the first
byte of a message.
Bit 1/HDLC #1 Transmit FIFO Underrun Event (H1UDR). Set when the transmit FIFO empties out without
having seen the TMEND bit set. An abort is automatically sent. This bit is latched and is cleared when read.
Bit 2/HDLC #2 Opening Byte Event (H2OBT). Set when the next byte available in the receive FIFO is the first
byte of a message.
Bit 3/HDLC #2 Transmit FIFO Underrun Event (H2UDR). Set when the transmit FIFO empties out without
having seen the TMEND bit set. An abort is automatically sent. This bit is latched and is cleared when read
PS2
0
0
0
0
1
PS1
0
0
1
1
0
7
0
7
0
PS0
0
1
0
1
0
6
0
INFO5, INFO6
HDLC #1 Information Register
HDLC #2 Information Register
2Eh, 2Fh
INFO4
HDLC Event Information Register #4
2Dh
6
0
In Progress
Packet OK: Packet ended with correct CRC codeword
CRC Error: A closing flag was detected, preceded by a corrupt CRC
codeword
Abort: Packet ended because an abort signal was detected (seven or
more 1s in a row).
Overrun: HDLC controller terminated reception of packet because
receive FIFO is full.
TEMPTY
5
0
5
0
TFULL
4
0
4
0
137 of 238
Packet Status
H2UDR
REMPTY
3
0
3
0
H2OBT
2
0
PS2
2
0
H1UDR
1
0
PS1
1
0
H1OBT
0
0
PS0
0
0
.

Related parts for DS2155LN