PLS100N Philips Semiconductors, PLS100N Datasheet
PLS100N
Available stocks
Related parts for PLS100N
PLS100N Summary of contents
Page 1
... Code conversion Peripheral controllers Function generators Look-up and decision tables Microprogramming Address mapping Character generators Data security encoders Fault detectors Frequency synthesizers 16-bit to 8-bit bus interface Random logic replacement 3-STATE OPEN COLLECTOR PLS100N PLS101N PLS100A PLS101A 49 Product specification PLS100/PLS101 PIN CONFIGURATIONS N Package * ...
Page 2
... Philips Semiconductors Programmable Logic Devices Programmable logic arrays ( LOGIC DIAGRAM I10 25 I11 24 I12 23 I13 22 I14 21 I15 NOTES: 1. All AND gate inputs with a blown link float to a logic “1”. 2. All OR gate inputs with a blown fuse float to logic “0”. 3. Programmable connection. ...
Page 3
... Philips Semiconductors Programmable Logic Devices Programmable logic arrays ( FUNCTIONAL DIAGRAM I0 I1 I15 TYPICAL CONNECTION ABSOLUTE MAXIMUM RATINGS SYMBOL PARAMETER V Supply voltage CC V Input voltage IN V Output voltage O I Input current IN I Output current OUT T Operating temperature range amb T Storage temperature range ...
Page 4
... Philips Semiconductors Programmable Logic Devices Programmable logic arrays ( ELECTRICAL CHARACTERISTICS +75 C, 4.75V V 5.25V amb CC SYMBOL PARAMETER 2 Input voltage V High IH V Low Clamp IC 2 Output voltage 4 V High (PLS100 Low OL Input current I High IH I Low IL Output current I Hi-Z state (PLS100) O(OFF Short circuit (PLS100) ...
Page 5
... Philips Semiconductors Programmable Logic Devices Programmable logic arrays ( ELECTRICAL CHARACTERISTICS 0 C < T < +75 C, 4.75 < V < 5.25V 470 , R amb CC 1 SYMBOL PARAMETER 2 Propagation delay t Input Chip Enable CE Disable time 3 t Chip Disable CD NOTES: 1. All typical values are 5V + amb 2. All propagation delays are measured and specified under worst case conditions. ...
Page 6
... PLS100/PLS101 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors’ SNAP PLD design software package. To implement the desired logic functions, the state of each logic variable from logic equations ( etc ...
Page 7
... Philips Semiconductors Programmable Logic Devices Programmable logic arrays ( PROGRAM TABLE PIN 20 21 NO. October 22, 1993 AND INPUT ( Product specification PLS100/PLS101 POLARITY OR OUTPUT ( ...
Page 8
... Philips Semiconductors Programmable Logic Devices Programmable logic arrays ( SNAP RESOURCE SUMMARY DESIGNATIONS I0 NIN100 I1 I15 P 0 October 22, 1993 DIN100 AND Product specification PLS100/PLS101 TOUT100 EXOR100 CE NOE100 ...