CXD2555Q Intersil Corporation, CXD2555Q Datasheet
CXD2555Q
Available stocks
Related parts for CXD2555Q
CXD2555Q Summary of contents
Page 1
... DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96dB • Ripple in the Digital Filter Pass Band . . . . . . . r0.05dB • Attenuation in the Digital Filter Stop Band . . . . . . . .-45dB Ordering Information PART TEMP. o NUMBER RANGE ( C) PACKAGE HI2555JCQ - MPQF CXD2555Q - MPQF Pinout AV DD AOUT1- AV UCLK XCLK XV XTLI XTLO XV AV ...
Page 2
Block Diagram CLOCK GENERATOR/ TIMING CIRCUIT SOUT 30 o LRCK BCK 28 SIN Pin Descriptions PIN NO. SYMBOL I AOUT1(–) O ...
Page 3
Pin Descriptions (Continued) PIN NO. SYMBOL I SUB - XMCK2 O 23 TEST I 24 CLR ...
Page 4
... Although the device can operate with low f used at only these low frequencies, the CXD2570Q is recommended that is pin-compatible with the CXD2555Q. CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied ...
Page 5
AC Electrical Specifications AV AV PARAMETER SYMBOL SIN Setup Time SIN Hold Time LRCK Setup Time LRCK Hold Time LRCK Delay Time SOUT Delay Time SOUT Data Reset Time SOUT Data Erase Time XTLI Pulse Width Analog Specifications AV 1 ...
Page 6
Test Circuits IN +5V RL 130K AOUT 1/2 (-) RL +5V RL 130K AOUT 1/2 (+) RL HI2555, CXD2555 10PF 4.7K - AIN 1 100K FIGURE 34. ADC INPUT SECTION 820pF - 4.7K + 4.7K - 4.7K 47pF ...
Page 7
Timing Diagram SOUT BCK SIN LRCK (SLAVE MODE) BCK LRCK (MASTER MODE) XTLI Description of Functions Serial Data Interface (Related Pins) LRCK, BCK, SOUT, SIN, MASL, MLSL The serial data format is common for both SIN (DA converter input) and ...
Page 8
... When using the XCS2555Q in multiple units pair with DA converters such as the CXD2558M, one of these CXD2555Qs should be in the master mode to serve as the source of clocks LRCK and BCK. The other CXD2555Qs are used in the slave mode, with their clocks LRCK and BCK supplied by the master CXD2555Q ...
Page 9
... When the normal frequency is assumed to be 32kHz, its derived frequency is 16kHz when divided 8kHz when divided by 4. When divided in the same way, the low-f frequencies for 44.1kHz are 22.05kHz and 11.025kHz, and for 48kHz, they are 24kHz and 12kHz. S CXD2555Q AIN TABLE 5. FREQUENCY DIVISION ...
Page 10
HI2555, CXD2555 4-310 ...
Page 11
HI2555, CXD2555 4-311 ...