ISPLSI1016-80LT44 Lattice Semiconductor Corp., ISPLSI1016-80LT44 Datasheet
ISPLSI1016-80LT44
Specifications of ISPLSI1016-80LT44
Related parts for ISPLSI1016-80LT44
ISPLSI1016-80LT44 Summary of contents
Page 1
... Tools, Timing Simulator and ispANALYZER™ — PC and UNIX Platforms Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 2
Functional Block Diagram Figure 1. ispLSI 1016 Functional Block Diagram Generic Logic Blocks (GLBs) I I I I I I/O 9 I/O ...
Page 3
Absolute Maximum Ratings Supply Voltage V .................................. -0.5 to +7.0V cc Input Voltage Applied ........................ -2 Off-State Output Voltage Applied ..... -2 Storage Temperature ................................ -65 to 150 C Case Temp. with Power Applied .............. -55 ...
Page 4
Switching Test Conditions Input Pulse Levels Input Rise and Fall Time Input Timing Reference Levels Output Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. Output Load Conditions (see figure 2) Test Condition R1 A ...
Page 5
External Timing Parameters 5 2 TEST PARAMETER # DESCRIPTION COND Data Propagation Delay, 4PT bypass, ORP bypass pd1 Data Propagation Delay, Worst Case Path pd2 Clock Frequency with Internal Feedback max ...
Page 6
External Timing Parameters 5 2 TEST PARAMETER # DESCRIPTION COND Data Propagation Delay, 4PT bypass, ORP bypass pd1 Data Propagation Delay, Worst Case Path pd2 Clock Frequency with Internal Feedback max ...
Page 7
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Inputs t iobp 20 I/O Register Bypass t iolat 21 I/O Latch Delay t iosu I/O Register Setup Time before Clock 22 t I/O Register Hold Time after Clock ioh 23 t ioco ...
Page 8
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Outputs t Output Buffer Delay oen 48 I/O Cell OE to Output Enabled t odis 49 I/O Cell OE to Output Disabled Clocks t gy0 Clock Delay Global ...
Page 9
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Inputs t iobp 20 I/O Register Bypass t iolat 21 I/O Latch Delay t iosu I/O Register Setup Time before Clock 22 t I/O Register Hold Time after Clock ioh 23 t ioco ...
Page 10
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Outputs Output Buffer Delay t oen 48 I/O Cell OE to Output Enabled t odis I/O Cell OE to Output Disabled 49 Clocks t gy0 50 Clock Delay ...
Page 11
Timing Model I/O Cell Ded. In #26 I/O Reg Bypass I/O Pin #20 (Input) Input Register D Q RST #55 # 30, 31, 32 Reset Y1 Derivations of su, h and co ...
Page 12
Maximum GRP Delay vs GLB Loads Power Consumption Power consumption in the ispLSI 1016 device depends on two primary factors: the speed at which the device is operating, and the number of Product ...
Page 13
Pin Description PLCC NAME PIN NUMBERS PIN NUMBERS I I/O 3 15, 16, 17, 18 I/O 7 19, 20, 21, 22, 13, 14, 15, 16, 19, 20, 21, 22, I I/O 11 ...
Page 14
Pin Configuration ispLSI 1016 44-Pin PLCC Pinout Diagram I/O 28 I/O 29 I VCC ispEN 1 SDI/IN 0 I/O 0 I Pins have dual function capability. ispLSI 1016 44-Pin TQFP Pinout Diagram ...
Page 15
Pin Configuration ispLSI 1016 44-Pin JLCC Pinout Diagram I/O 28 I/O 29 I VCC ispEN 1 SDI/IN 0 I/O 0 I Pins have dual function capability. Specifications ispLSI 1016 ...
Page 16
Part Number Description Device Family ispLSI Device Number Speed f 110 = 110 MHz max MHz max MHz max MHz max Ordering Information f Family max (MHz) 110 ...