SC26C92A1N Philips Semiconductors, SC26C92A1N Datasheet

no-image

SC26C92A1N

Manufacturer Part Number
SC26C92A1N
Description
Dual universal asynchronous receiver/transmitter (DUART)
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC26C92A1N
Manufacturer:
NXP
Quantity:
597
Part Number:
SC26C92A1N
Manufacturer:
NXP
Quantity:
3 422
Part Number:
SC26C92A1N
Manufacturer:
PHI
Quantity:
20 000
Semiconductors
Product specification
Supersedes data of 1998 Nov 09
IC19 Data Handbook
hilips
SC26C92
Dual universal asynchronous
receiver/transmitter (DUART)
INTEGRATED CIRCUITS
2000 Jan 31

Related parts for SC26C92A1N

SC26C92A1N Summary of contents

Page 1

SC26C92 Dual universal asynchronous receiver/transmitter (DUART) Product specification Supersedes data of 1998 Nov 09 IC19 Data Handbook hilips Semiconductors INTEGRATED CIRCUITS 2000 Jan 31 ...

Page 2

... Power down mode Receiver timeout mode Single +5V power supply Powers up to emulate SCC2692 1 COMMERCIAL V = + +5V 10 SC26C92C1N SC26C92C1A SC26C92C1B 2 Product specification SC26C92 INDUSTRIAL DWG # DWG # = - SC26C92A1N SOT129-1 SC26C92A1A SOT187-2 SC26C92A1B SOT307–2 853–1585 23061 ...

Page 3

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) NOTE: 1. Commercial devices are tested for the –40 to +85 C. PIN CONFIGURATIONS IP3 2 39 IP4 IP5 IP1 4 37 IP6 IP2 CEN IP0 7 34 RESET WRN RDN 9 32 X1/CLK RxDB ...

Page 4

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) BLOCK DIAGRAM 8 D0–D7 BUS BUFFER OPERATION CONTROL RDN WRN ADDRESS DECODE CEN 4 A0–A3 R/W CONTROL RESET INTERRUPT CONTROL INTRN IMR ISR TIMING BAUD RATE GENERATOR CLOCK SELECTORS COUNTER/ TIMER X1/CLK XTAL OSC X2 CSRA ...

Page 5

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) PIN DESCRIPTION PKG PIN SYMBOL SYMBOL TYPE 40,44 D0-D7 X I/O Data Bus: Bidirectional 3-State data bus used to transfer commands, data and status between the DUART and the CPU the least significant bit. CEN X I Chip Enable: Active-Low input signal. When Low, data transfers between the CPU and the DUART are enabled on D0-D7 as controlled by the WRN, RDN and A0-A3 inputs ...

Page 6

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) 1 ABSOLUTE MAXIMUM RATINGS SYMBOL T Operating ambient temperature range A T Storage temperature range STG 3 V Voltage from V to GND Voltage from any pin to GND S P Package power dissipation (DIP40 Package power dissipation (PLCC44) ...

Page 7

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART CHARACTERISTICS 10 – unless otherwise specified SYMBOL Reset Timing (See Figure 3) t RESET pulse width RES 5 Bus Timing (See Figure 4) t A0-A3 setup time to RDN, WRN Low AS t A0-A3 hold time from RDN, WRN Low ...

Page 8

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) Block Diagram The SC26C92 DUART consists of the following eight major sections: data bus buffer, operation control, interrupt control, timing, communications Channels A and B, input port and output port. Refer to the Block Diagram. Data Bus Buffer The data bus buffer provides the interface between the external and internal data buses ...

Page 9

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) operating frequency for each receiver and transmitter can be selected independently from the baud rate generator, the counter/timer, or from an external input. The transmitter accepts parallel data from the CPU, converts serial bit stream, inserts the appropriate start, stop, and optional parity bits and outputs a composite serial stream of data on the TxD output pin ...

Page 10

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) This feature may be used automatically “turnaround” a transceiver when operating in a simplex system. Transmitter Disable Note (W.R.T. Turnaround) When the TxEMT bit is set the sequence of instructions: enable transmitter — load transmit holding register — disable transmitter will often result in nothing being sent ...

Page 11

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) seen. At this point the host has approximately 6/16–bit time to read a byte from the RxFIFO or the overrun condition will be set. The character then overruns the 9 and the 11 until an open position in the RxFIFO is seen. (“seen” meaning at least one byte was read from the RxFIFO.) Overrun is cleared by a use of the “ ...

Page 12

... Commands”. Each time the MR registers are accessed the MR pointer increments, stopping at MR2. It remains pointing to MR2 until set via the miscellaneous commands of the command register. The pointer is set reset for compatibility with previous Philips Semiconductors UART software. 12 Product specification SC26C92 ...

Page 13

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) Mode, command, clock select, and status registers are duplicated for each channel to provide total independent operation and control. Refer to Table 2 for register bit descriptions. Table 1. SC26C92 Register Addressing ...

Page 14

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) BIT 7 BIT 6 CHANNEL MODE MR2A MR2B MR2B 00 = Normal 0x00 01 = Auto-Echo 10 = Local loop 11 = Remote loop NOTE: *Add 0.5 to values shown for 0 – channel is programmed for 5 bits/char. BIT 7 BIT 6 CSRA CSRA CSRB RECEIVER CLOCK SELECT 0x01 ...

Page 15

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) Table 2. Register Bit Formats (Continued) BIT 7 BIT 6 SRA RECEIVED FRAMING SRB BREAK* ERROR* 0x01 Yes 1 = Yes NOTE: *These status bits are appended to the corresponding data character in the receive FIFO. A read of the status provides these bits (7:5) from the top of the FIFO together with bits (4:0). These bits are cleared by a “ ...

Page 16

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) BIT 7 BIT 6 CTPU CTPU C/T[15] C/T[14] 0x06 0x06 BIT 7 BIT 6 CTPL CTPL C/T[7] C/T[6] 0x07 0x07 REGISTER DESCRIPTIONS Mode Registers MR0 is accessed by setting the MR pointer to 0 via the command register command B. MR0A MR0[7] – This bit controls the receiver watch dog timer disable enable ...

Page 17

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) MR2A – Channel A Mode Register 2 MR2A is accessed when the Channel A MR pointer points to MR2, which occurs after any access to MR1A. Accesses to MR2A do not change the pointer. MR2A[7:6] – Channel A Mode Select Each channel of the DUART can operate in one of four modes. ...

Page 18

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) applied via CRB. After reading or writing MR0B, the pointer will point to MR1B. The bit definitions for this register are identical to MR0A, except that all control actions apply to the Channel B receiver and transmitter and the corresponding inputs and outputs. MR0B[3:0] are reserved. ...

Page 19

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) CRA – Channel A Command Register CRA is a register used to supply commands to Channel A. Multiple commands can be specified in a single write to CRA as long as the commands are non-conflicting, e.g., the ‘enable transmitter’ and ‘reset transmitter’ commands cannot be specified in a single command word. CRA[7:4] – ...

Page 20

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) SRA[6] – Channel A Framing Error This bit, when set, indicates that a stop bit was not detected (not a logical 1) when the corresponding data character in the FIFO was received. The stop bit check is made in the middle of the first stop bit position. SRA[5] – ...

Page 21

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) SOPR – Set the Output Port Bits (OPR) SOPR[7:0] – Ones in the byte written to this register will cause the corresponding bit positions in the OPR to set to 1. Zeros have no effect. ROPR – Reset Output Port Bits (OPR) ROPR[7:0] – ...

Page 22

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) ISR[7] – Input Port Change Status This bit is a ‘1’ when a change-of-state has occurred at the IP0, IP1, IP2, or IP3 inputs and that event has been selected to cause an interrupt by the programming of ACR[3:0]. The bit is cleared when the CPU reads the IPCR. ISR[6] – ...

Page 23

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) RESETN A0– CEN t CS RDN D0–D7 FLOAT (READ) WDN D0–D7 (WRITE) RDN IP0–IP6 (a) INPUT PINS WRN OP0–OP7 (b) OUTPUT PINS 2000 Jan 31 t RES SD00133 Figure 3. Reset Timing RWD ...

Page 24

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) WRN INTERRUPT OUTPUT RDN INTERRUPT OUTPUT NOTES: 1. INTRN or OP3-OP7 when used as interrupt outputs. 2. The test for open-drain outputs is intended to guarantee switching of the output transistor. Measurement of this response is referenced from the midpoint of the switching signal point 0 ...

Page 25

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) TxC (INPUT) TxD TxC (1X OUTPUT) RxC (1X INPUT) RxD TxD D1 TRANSMITTER ENABLED TxRDY (SR2) WRN CTSN (IP0) 2 RTSN (OP0) OPR( NOTES: 1. Timing shown for MR2( Timing shown for MR2( 2000 Jan 31 1 BIT TIME ...

Page 26

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) D1 RxD RECEIVER ENABLED RxRDY (SR0) FFULL (SR1) RxRDY/ FFULL 2 (OP5) RDN STATUS DATA D1 OVERRUN (SR4) 1 RTS (OP0) OPR( NOTES: 1. Timing shown for MR1( Shown for OPCR( and MR( MASTER STATION ADD#1 TxD TRANSMITTER ENABLED ...

Page 27

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) 2.7K INTRN 50pF + 2.4mA 400 A V D0–D7 TxDA/B OP0–OP7 150pF Figure 13. Test Conditions on Outputs 2000 Jan 31 + SD00157 27 Product specification SC26C92 ...

Page 28

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) DIP40: plastic dual in-line package; 40 leads (600 mil) 2000 Jan 31 28 Product specification SC26C92 SOT129-1 ...

Page 29

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) PLCC44: plastic leaded chip carrier; 44 leads 2000 Jan 31 29 Product specification SC26C92 SOT187-2 ...

Page 30

... Philips Semiconductors Dual universal asynchronous receiver/transmitter (DUART) QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 1.75 mm 2000 Jan 31 30 Product specification SC26C92 SOT307-2 ...

Page 31

... Philips Semiconductors for any damages resulting from such application. Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no ...

Related keywords