HY29F400ABT-70 Hynix Semiconductor, HY29F400ABT-70 Datasheet
HY29F400ABT-70
Related parts for HY29F400ABT-70
HY29F400ABT-70 Summary of contents
Page 1
KEY FEATURES 5 Volt Read, Program, and Erase – Minimizes system-level power requirements High Performance – Access times as fast Low Power Consumption – typical active read current in byte mode typical in ...
Page 2
HY29F400A available. To eliminate bus contention, the HY29F400A has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls. The device is compatible with the JEDEC single power-supply Flash command set standard. Com- mands are written to the ...
Page 3
PIN CONFIGURATIONS RESET# RY/BY WE# A17 A10 A11 A12 A13 A14 A1 10 ...
Page 4
HY29F400A SIGNAL DESCRIPTIONS ...
Page 5
MEMORY ARRAY ORGANIZATION The 4 Mbit Flash memory array is organized into 11 blocks called sectors (S0, S1 S10). A sector is the smallest unit that can be erased and which can be protected to prevent ...
Page 6
HY29F400A Table 2. HY29F400A Normal Bus Operations ...
Page 7
Table 3. HY29F400A Bus Operations Requiring High Voltage ...
Page 8
HY29F400A If RESET# is asserted during a program or erase operation, the RY/BY# pin remains Low (busy) until the internal reset operation is complete, which re- quires a time of t (during Automatic Algo- READY rithms). The system can thus ...
Page 9
The procedure for sector unprotection is illustrated in the flow chart in Figure 2, and timing specifica- tions and waveforms are given at the end of this document. Note that to unprotect any sector, all unprotected sectors must first be ...
Page 10
HY29F400A Electronic ID Mode Operation The Electronic ID mode provides manufacturer and device identification and sector protection verifi- cation through identifier codes output on DQ[7:0] or DQ[15:0]. This mode is intended primarily for programming equipment to automatically match a device ...
Page 11
Rev. 1.0/Jan Electronic 7 HY29F400A 11 ...
Page 12
HY29F400A In a Sector Erase or Chip Erase command se- quence, the Read/Reset command may be written at any time before erasing actually be- gins, including, for the Sector Erase command, between the cycles that specify the sectors to be ...
Page 13
Commands written to the device during execution of the Automatic Erase algorithm are ignored. Note that a hardware reset immediately terminates the erase operation. To ensure data integrity, the aborted Chip Erase command sequence should be reissued once the reset ...
Page 14
HY29F400A Suspend command is valid. All other commands are ignored. As for the Chip Erase command, note that a hard- ware reset immediately terminates the erase op- eration. To ensure data integrity, the aborted Sec- tor Erase command sequence should ...
Page 15
After an erase-suspended program operation is complete, the host can initiate another program- ming operation (or read operation) within non-sus- pended sectors. The host can determine the sta- tus of a program operation during the erase-sus- pended state just as ...
Page 16
HY29F400A Table 6. Write and Erase Operation Status Summary ...
Page 17
DQ[6] to toggle. DQ[6] stops toggling when the erase operation is complete or when the device is placed in the Erase Suspend mode. The host may use DQ[2] to determine which sectors are erasing or erase-suspended (see below). After an ...
Page 18
HY29F400A START Read DQ[7:0] at Valid Address (Note 1) Read DQ[7:0] at Valid Address (Note 1) YES DQ[6] Toggled? NO (Note 4) NO (Note 3) PROGRAM/ERASE COMPLETE Notes: 1. During programming, the program address. During sector erase, an address within ...
Page 19
Power-Up Write Inhibit If WE and OE up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the Read mode on power- ...
Page 20
HY29F400A ABSOLUTE MAXIMUM RATINGS ...
Page 21
DC CHARACTERISTICS TTL/NMOS Compatible ...
Page 22
HY29F400A DC CHARACTERISTICS CMOS Compatible ...
Page 23
KEY TO SWITCHING WAVEFORMS TEST CONDITIONS DEVICE UNDER TEST 6 KOhm Figure 11. Test Setup 3.0 V Input 1.5 V 0.0 V 2.4 V Input 0.45 V Figure 12. Input ...
Page 24
HY29F400A AC CHARACTERISTICS Read Operations ...
Page 25
AC CHARACTERISTICS Hardware Reset (RESET ...
Page 26
HY29F400A AC CHARACTERISTICS Word/Byte Configuration (BYTE ...
Page 27
AC CHARACTERISTICS Program and Erase Operations ...
Page 28
HY29F400A AC CHARACTERISTICS Program Command Sequence (last two cycles Addresses 0x555 CE# t GHWL OE WE Data 0xA0 RY/BY VCS Notes Program Address Program ...
Page 29
AC CHARACTERISTICS Erase Command Sequence (last two cycles Addresses 0x2AA CE# t GHWL OE WE Data 0x55 RY/BY VCS Notes =Sector Address (for sector erase ...
Page 30
HY29F400A AC CHARACTERISTICS t Addresses ACC CH CE OE# t OEH WE DQ[7] DQ[6:0] t BUSY RY/BY# Notes Valid Address for reading Data# Polling status data (see Write Operation Status ...
Page 31
AC CHARACTERISTICS Enter Automatic Erase WE# DQ[6] DQ[2] Notes: 1. The system may use CE# or OE# to toggle DQ[2] and DQ[6]. DQ[2] toggles only when read at an address within an erase-suspended sector. Sector Protect and Unprotect, Temporary Sector ...
Page 32
HY29F400A AC CHARACTERISTICS Sector Protect Cycle A[17:12] A[0] A[1] A[6] t VLHT OE# t OESP t VLHT WE# CE# Data RESET WPP1 ST Figure ...
Page 33
AC CHARACTERISTICS Sector Unprotect Cycle A[17:12] A[0] A[ VLHT V ID OE# t OESP V ID CE# t CSP WE# Data RESET Rev. 1.0/Jan VLHT t WPP2 ...
Page 34
HY29F400A AC CHARACTERISTICS Alternate CE# Controlled Erase/Program Operations ...
Page 35
AC CHARACTERISTICS 0x555 for Program 0x2AA for Erase Addresses t WC WE# t GHEL OE CE Data 0xA0 for Program 0x55 for Erase RY/BY RESET# Notes program address, PD ...
Page 36
HY29F400A Latchup Characteristics ...
Page 37
PACKAGE DRAWINGS Physical Dimensions TSOP48 - 48-pin Thin Small Outline Package (measurements in millimeters) Pin 1.20 MAX 0.25MM (0.0098") BSC PSOP44 - 44-pin Plastic Small Outline Package (measurements in millimeters 1.27 NOM. 28.00 28.40 ...
Page 38
HY29F400A ORDERING INFORMATION Hynix products are available in several speeds, packages and operating temperature ranges. The ordering part number is formed by combining a number of fields, as indicated below. Refer to the ‘Valid Combinations’ table, which lists the configurations ...
Page 39
... Hynix Semiconductor America. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Hynix Semiconductor Inc. or Hynix Semiconductor America (collec- tively “Hynix”). The information in this document is subject to change without notice ...
Page 40
... Flash Memory Business Unit HQ Hynix Semiconductor Inc. 3101 North First Street San Jose, CA 95134 Telephone: (408) 232-8800 Fax: (408) 232-8805 http://www.us.hynix.com USA Rev. 1.0/Jan. 02 ...