CS4391-KS Cirrus Logic, Inc., CS4391-KS Datasheet
CS4391-KS
Available stocks
Related parts for CS4391-KS
CS4391-KS Summary of contents
Page 1
... The CS4391 accepts PCM data at sample rates from 2 kHz to 192 kHz, DSD audio data, consumes very little power and operates over a wide power supply range. ...
Page 2
... Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trade- marks and service marks can be found at http://www.cirrus.com CONTROL PORT ........................................ 10 CS4391 DS335PP3 ...
Page 3
... Recommended Power-up Sequence and Access to Control Port Mode ..............32 7.3 Analog Output and Filtering ..................................................................................32 8. CONTROL PORT INTERFACE ........................................................................................33 8.1 SPI Mode ..............................................................................................................33 8.2 I2C Mode ..............................................................................................................33 9. PARAMETER DEFINITIONS ...........................................................................................37 Total Harmonic Distortion + Noise (THD+N) .................................................................37 Dynamic Range.............................................................................................................37 Interchannel Isolation ....................................................................................................37 Interchannel Gain Mismatch .........................................................................................37 Gain Error..................................................................................................................... .37 Gain Drift .......................................................................................................................37 10. REFERENCES ...............................................................................................................37 11. PACKAGE DIMENSIONS DS335PP3 ...........................................................................................38 CS4391 3 ...
Page 4
... Figure 11. Format 4, Right Justified 20-Bit Data. (Available in Control Port Mode only).............. 31 Figure 12. Format 5, Right Justified 18-Bit Data. (Available in Control Port Mode only)............... 31 Figure 13. De-Emphasis Curve ..................................................................................................... 31 Figure 14. ATAPI Block Diagram .................................................................................................. 31 Figure 15. CS4391 Output Filter ................................................................................................... 32 Figure 16. Control Port Timing, SPI mode .................................................................................... 34 Figure 17. Control Port Timing, I Figure 18. Single-Speed Frequency Response ............................................................................ 35 Figure 19 ...
Page 5
... TBD - 17 TBD TBD - 85 TBD - - 0 Min Typ Max TBD 1.1VA TBD - 0.5VA - - 0 100 - 100 CS4391 Unit - Units Vpp VDC dB ppm/° ...
Page 6
... kHz Fs = 44.1 kHz kHz kHz Fs = 44.1 kHz kHz (Note 4) to -0.1 dB corner corner -0.1 .577 (Note 5) 55 tgd kHz (Note corner -0.7 (Note corner -0.7 CS4391 Typ Max Unit 0 - .4535 .4998 Fs - +.035 9/Fs ...
Page 7
... C) A Symbol Min V 70 (AGND = 0 V; all voltages with respect to ground.) Symbol IND stg (AGND = 0V; all voltages with respect to ground.) Symbol Min VA 2.7 VL 1.8 CS4391 Typ Max Units - - ± Min Max Units -0.3 6.0 V -0.3 VA ...
Page 8
... LRCK SCLK SDATA 8 Symbol Min Note slrd t 20 slrs t 20 sdlrs t 20 sdh t slrs t slrd t t sdh sdlrs Figure 1. Serial Mode Input Timing CS4391 (T = -10 to 70° 5.5 to 1.8 Volts; A Typ Max 4 - 200 MCLK MCLK DS335PP3 Units kHz % ...
Page 9
... Figure 2. Direct Stream Digital - Serial Audio Input Timing DS335PP3 (T = -10 to 70° C; Logic 0 = AGND = DGND pF) L Symbol sdlrs sdh Min Typ Max TBD - - sclkl TBD - - sclkh TBD - - sclkw TBD - - sdlrs t TBD - - sdh t sclkh t sclkl CS4391 Unit % ...
Page 10
... C Control Port Timing = 30 pF) L Min Max f - 100 scl t 500 - irs t 4.7 - buf 4.0 - hdst 4.7 - low 4.0 - high 4.7 - sust 0 - hdd 250 - sud 300 f 4.7 - susp Stop Start susp hdst t sust t r CS4391 Unit KHz ns µs µs µs µs µs µs ns µs ns µs DS335PP3 ...
Page 11
... Figure 4. SPI Control Port Timing CS4391 = 30 pF) L Min Max Unit - 6 MHz 500 - ns 500 - ns 1.0 - µ ...
Page 12
... M1 (SDA/ CDIN ) 8 M2 (SCL/CCLK CS4391 2 VL 0.1 µf 5 LRCK 4 SCLK 3 SDATA 1 RST 6 MCLK AGND 16 +5V to +3V + 1.0 f Analog 0.1 µ FILT+ 0.1 µf 19 AOUTA- Analog AMUTEC 20 Conditioning & 18 Mute AOUTA+ 14 AOUTB- Analog Conditioning BMUTEC 13 & 15 Mute AOUTB+ 12 CMOUT 1.0 µf + CS4391 1.0 µf + DS335PP3 ...
Page 13
... FILT (SDA/ CDIN ) 8 M2 (SCL/CCLK) CS4391 AOUTA AMUTEC 20 5 DSD_MODE AOUTA+ 7 DSD_CLK 4 DSD_B AOUTB- 3 DSD_A BMUTEC 13 1 RST AOUTB+ 6 MCLK CMOUT AGND 16 CS4391 +5V to +3V + 1.0 f Analog 0.1 µf 11 0.1 µf + 1.0 µf 19 Analog Conditioning & Mute 18 14 Analog Conditioning & 15 Mute 12 1.0 µ ...
Page 14
... Single-Speed Mode ( kHz sample rates Double-Speed Mode (50 to 100 kHz sample rates Quad-Speed Mode (100 to 200 kHz sample rates Direct Stream Digital Mode DIF1 DIF0 DEM1 24-bit data CS4391 DEM0 FM1 FM0 DS335PP3 ...
Page 15
... CHANNEL B VOLUME CONTROL (ADDRESS 04H MUTE VOL6 0 0 MUTE Default = ‘0’ Disabled 1 - Enabled Volume Default = ‘0’ (Refer to Table 7) DS335PP3 ATAPI4 ATAPI3 VOL5 VOL4 VOL3 CS4391 ATAPI2 ATAPI1 ATAPI0 VOL2 VOL1 VOL0 ...
Page 16
... Enabled (Control Port Mode) PDN (Power-Down) Default =’1’ Disabled 1 - Enabled MUTEC A=B Default = ‘0’ Disabled 1 - Enabled FREEZE Default = Disabled 1 - Enabled MCLK Divide Default = Disabled 1 - Enabled CPEN PDN MUTEC CS4391 FREEZE MCLK Divide Reserved DS335PP3 ...
Page 17
... NOTE: De-emphasis is available only in Single-Speed Mode. See Table 3 4.1.4 Functional Mode (Bits 1:0) Function: Selects the required range of input sample rates or DSD Mode. See Table 4 DS335PP3 DIF1 DIF0 DEM1 CS4391 DEM0 FM1 FM0 17 ...
Page 18
... The zero cross function is independently monitored and implemented for each channel. See Table 5 4.2.3 ATAPI Channel Mixing and Muting (Bits 4:0) Function: The CS4391 implements the channel mixing functions of the ATAPI CD-ROM specification. See Table 6 4.3 CHANNEL A VOLUME CONTROL - ADDRESS 03H See 4.4 Channel B Volume Control - Address 04h 18 ...
Page 19
... AND gate prior to the output pins. Therefore, the external AMUTEC and BMUTEC pins will go active only when the requirements for both AMUTEC and BMUTEC are valid. DS335PP3 VOL5 VOL4 VOL3 CPEN PDN MUTEC CS4391 VOL2 VOL1 VOL0 FREEZE MCLK Divide Reserved 19 ...
Page 20
... Freeze Bit, make all register changes, then Disable the Freeze bit. 4.5.6 Master Clock Divide (Bit 1) Function: This function allows the user to select an internal divide the Master Clock. This selection is required to access the higher Master Clock rates as shown in Table 9. 20 CS4391 DS335PP3 ...
Page 21
... SCLK LRCK AGND 6 15 MCLK AOUTB AOUTB BMUTEC 9 12 CMOUT 10 11 FILT+ CS4391 Channel A Mute Control Differential Output Differential Output Analog Power Analog Ground Differential Output Differential Output Channel B Mute Control Common Mode Voltage Positive Voltage Reference 21 ...
Page 22
... Pins and 10 Inputs Function: The Mode Select Pins, M0-M3, select the operational mode of the device as detailed in Tables 11-15. Mode Select - M3 (Control Port Mode) Pin 7, Input Function: The Mode Select Pin, M3, is not used in PCM Control Port mode and should be terminated to ground. 22 CS4391 6-24. DS335PP3 ...
Page 23
... Use of Mute Control is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops. DS335PP3 and any current drawn from this pin will alter device performance. CS4391 23 ...
Page 24
... Pins 14, 15 and 18, 19, Outputs Function: The full scale differential analog output level is specified in the Analog Characteristics specifications table. Analog Ground - AGND Pin 16, Input Function: Analog ground reference. Analog Power - VA Pin 17, Input Function: Analog power supply. Typically VDC. 24 CS4391 DS335PP3 ...
Page 25
... MCLK AOUTB AOUTB BMUTEC 9 12 CMOUT 10 11 FILT+ CS4391 Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode Refer to PCM Mode 25 ...
Page 26
... DSD data with a 3x MCLK to DSD data rate 128x oversampled DSD data with a 4x MCLK to DSD data rate 128x oversampled DSD data with a 6x MCLK to DSD data rate Table 2. Digital Interface Formats - DSD Mode DESCRIPTION MODE Mode CS4391 DESCRIPTION DESCRIPTION DS335PP3 ...
Page 27
... Table 6. ATAPI Decode Volume Setting - - - -90 dB CS4391 AOUTA AOUTB MUTE MUTE MUTE bR MUTE bL MUTE b[(L+R)/2] aR MUTE b[(L+R)/2] aL MUTE b[(L+R)/2] a[(L+R)/2] MUTE a[(L+R)/2] bR a[(L+R)/2] bL a[(L+R)/2] b[(L+R)/2] MUTE ...
Page 28
... Right Justified, 24-bit Data DESCRIPTION M0 DESCRIPTION Left Justified up to 24-bit data 24-bit data Right Justified 16-bit data 0 Right Justified 24-bit data 1 CS4391 See Note 768x 1024x 24.5760 32.7680 33.8688 45.1584 36.8640 49.1520 See Note 384x 512x 24.5760 32.7680 33 ...
Page 29
... DSD data with a 2x MCLK to DSD data rate 0 128x oversampled DSD data with a 3x MCLK to DSD data rate 1 128x oversampled DSD data with a 4x MCLK to DSD data rate 0 128x oversampled DSD data with a 6x MCLK to DSD data rate 1 FORMAT DESCRIPTION CS4391 FIGURE ...
Page 30
... Figure 7. Format 24-Bit Data Figure 8. Format 2, Right Justified 16-Bit Data Figure 9. Format 3, Right Justified 24-Bit Data CS4391 Right Channel + LSB Right Channel + LSB Right Channel ...
Page 31
... Figure 12. De-Emphasis Curve A Channel Volume Control B Channel Volume Control Figure 13. ATAPI Block Diagram Right Channel Right Channel µs Frequency MUTE AoutA MUTE AoutB CS4391 31 ...
Page 32
... Filter with Differential Input” discusses the sec- ond-order Butterworth filter and differential to sin- gle-ended converter which was implemented on the CS4391 evaluation board, CDB4391. The CS4391 filter, as seen in Figure 14 linear phase design and does not include phase or amplitude compensa- tion for an external filter. Therefore, the DAC sys- tem phase and amplitude response will be dependent on the external analog circuitry ...
Page 33
... The control port has 2 modes: SPI and I CS4391 operating as a slave device in both modes operation is desired, AD0/CS should be tied AGND. If the CS4391 ever detects a high to low transition on AD0/CS after power-up, SPI mode will be selected. The control port registers are write-only in SPI mode. 8.1 ...
Page 34
... Table 16. Memory Address Pointer (MAP) CHIP ADDRESS MAP 0010000 MSB R/W byte 1 MAP = Memory Address Pointer Figure 15. Control Port Timing, SPI mode Note 1 ADDR DATA R/W ACK ACK AD0 1-8 Figure 16. Control Port Timing, I CS4391 2 1 MAP2 MAP1 0 0 DATA LSB byte n DATA ACK 1-8 Stop 2 C Mode 0 MAP0 0 ...
Page 35
... Frequency (normalized to Fs) Figure 17. Single-Speed Frequency Response Figure 19. Single-Speed Transition Band 0.25 0.2 0.15 0.1 0.05 0 -0.05 -0.1 -0.15 -0.2 -0.25 0 0.05 0.1 0.15 0.2 0.25 Frequency (normalized to Fs) Figure 21. Double-Speed Frequency Response DS335PP3 0.3 0.35 0.4 0.45 0.5 Figure 18. Single-Speed Transition Band Figure 20. Single-Speed Stopband Rejection 0.3 0.35 0.4 0.45 0.5 Figure 22. Double-Speed Transition Band CS4391 35 ...
Page 36
... Figure 23. Double-Speed Transition Band 36 Figure 24. Double-Speed Stopband Rejection CS4391 DS335PP3 ...
Page 37
... The change in gain value with temperature. Units in ppm/°C. 10. REFERENCES 1. "How to Achieve Optimum Performance from Delta-Sigma A/D & D/A Converters" by Steven Harris. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992. 2. CDB4391 Evaluation Board Datasheet 2 3. “The I C-Bus Specification: Version 2.0” Philips Semiconductors, December 1998. http://www.semiconductors.philips.com DS335PP3 CS4391 37 ...
Page 38
... NOM MAX MIN -- 0.043 0.004 0.006 0.05 0.0354 0.037 0.85 0.0096 0.012 0.19 0.256 0.259 6.40 0.2519 0.256 6.30 0.1732 0.177 4.30 -- 0.026 0.024 0.028 0.50 4° 8° JEDEC #: MO-153 Controlling Dimension is Millimeters END VIEW L PLANE MILLIMETERS NOM MAX -- -- 1.10 -- 0.15 0.90 0.95 0.245 0.30 6.50 6.60 6.40 6.50 4.40 4. 0.65 0.60 0.70 0° 4° 8° CS4391 NOT E 2 DS335PP3 ...
Page 39
Notes • ...
Page 40
...