W946432AD-6 Winbond, W946432AD-6 Datasheet
W946432AD-6
Available stocks
Related parts for W946432AD-6
W946432AD-6 Summary of contents
Page 1
... WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. The W946432AD operates from a differential clock (CLK and CLK the crossing of CLK going HIGH and CLK going LOW will be referred to as the postive edge of CLK). Commands (address and control signals) are registered at every positive edge of CLK ...
Page 2
... DM0 23 DM2 CAS 26 RAS BA0 29 BA1 512K 4 BANKS W946432AD 32 BITS DDR SDRAM DQ28 DQ27 77 DQ26 DQ25 74 DQ24 DQ15 ...
Page 3
... Output with read data, input with write data. Edge-aligned with read data, centered in write DQS Data Strobe data. Used to capture write data Power 2.5V ± 0.2V Ground Ground Supply Power 2.5V ± 0. Ground Connection No connection V SSTL_2 reference voltage. REF W946432AD DESCRIPTION ...
Page 4
... COLUMN DECODER CELL ARRAY BANK #0 SENSE AMPLIFIER Prefetch Register DATA CONTROL CIRCUIT COLUMN DECODER CELL ARRAY BANK #2 SENSE AMPLIFIER NOTE: The cell array configuration is 2048 * 256 * 32 W946432AD COLUMN DECODER CELL ARRAY BANK #1 SENSE AMPLIFIER DQ0 DQ BUFFER DQn DQS DM COLUMN DECODER CELL ARRAY ...
Page 5
... MHz SYMBOL = +2.5V ±0. SYMBOL REF W946432AD UNIT +0 Q+0 -0.3~4.6 V -0.3~3.6 V 0~70 °C -55~150 °C 260 ° °C) A MIN MAX UNITS Cl1 2.5 3.5 Cl2 2.5 3.5 Cl0 4.0 5.5 MIN MAX 2.3 2.7 2.3 2.7 1.15 1. ...
Page 6
... SELF REFRESH CURRENT: CKE = +2.5V ± 0.2V) DD SYMBOL ( ) +2.5V ± 0.2V mA; OUT (MIN); All banks idle (MIN); CKE V (MIN 0.2V W946432AD MIN MAX UNITS V + REF 0. REF 0.35 0 0.6 DD 0.5*V Q-0.2 0.5*V Q+0 MAX SYMBOL UNITS I 0 TBD TBD ...
Page 7
... TIH 1 TIS 1 tRPRE 0.9 1.1 tRPST 0.4 0.6 tRAS 35 tRC 47 tRFC 47 tRCD 3 tRP 3 tRRD 2 tWR 2 tDAL 5 tWTR 2 tXSNR 47 tXSRD 200 tREFI 15.6 7 W946432AD 32 BITS DDR SDRAM -5 -6 UNIT tCK -0.1 0.1 -0.1 0.1 tCK -0.1 0.1 -0.1 0.1 0.45 0.55 0.45 0.55 tCK 0.45 0.55 0.45 0.55 tCK 0.5 0.5 ns 0.5 0.5 ns 1.6 1.6 ns tCK tCK ns -0.5 0.5 -0.5 0.5 ns 0.35 0.35 tCK ...
Page 8
... A.C TEST LOAD Q of the transmitting device, and to track variations in the DC level DD may not exceed +/-2% of the DC value. REF is a system supply for signal termination resistors, is expected TT CLK Vix CLK VssQ W946432AD 32 BITS DDR SDRAM VTT ohms T 30pF . REF Vix PRELIMINARY DATA:9/8/00 ...
Page 9
... I/O pins. A single read or write access for the W946432AD consists of a single 32bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding 32bit wide, one half clock cycle data transfers at the I/O pins. Read and write accesses to the DDR SDRAM are burst oriented ...
Page 10
... Interleaved 1 CAS Latency Reserved Reserved Reserved 3 Reserved Reserved Reserved Reserved Operating Mode Normal Operation Normal Operation/Reset DLL Vendor Specific Test Mode All other states reserved 10 W946432AD EXTENDED MODE REGISTER DEFINITION BA0 BA1 A10 ...
Page 11
... Type = Sequential 0-1-2-3-4-5-6 1-2-3-4-5-6-7 2-3-4-5-6-7-0 3-4-5-6-7-0-1 4-5-6-7-0-1-2 5-6-7-0-1-2-3 6-7-0-1-2-3-4 7-0-1-2-3-4-5-6 11 W946432AD Order of Accesses Within a Burst Type = Interleaved – – 0 0–1–2-3 0-1-2-3 1–2–3–0 1-0-3-2 2–3–0–1 2-3-0-1 3–0–1–2 3-2-1-0 0-1-2-3-4-5-6-7 1-0-3-2-5-4-7-6 2-3-0-1-6-7-4-5 3-2-1-0-7-6-5-4 4-5-6-7-0-1-2-3 5-4-7-6-1-0-3-2 6-7-4-5-2-3-0-1 7-6-5-4-3-2-1-0 ...
Page 12
... Self Refresh Mode, the DLL is enabled automatically). Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued. Output Drive Strength TBD DS0, DS1, DS2, Figure2:REQUIRED CAS LATENCIES REQUIRED CAS LATENCIES READ NOP NOP CL=3 12 W946432AD NOP NOP NOP DON'T CARE ...
Page 13
... X X Any Idle Idle Idle (S.R) Idle Active (5) Any (Power down) Active Active W946432AD BA0,1 A8 A10, CS RAS CAS A9 ...
Page 14
... Continue burst to end H X NOP Continue burst to end L X BST ILLEGAL H BA, CA,A8 Read, Read A ILLEGAL L BA, CA,A8 Write, Write A ILLEGAL H BA, RA ACT ILLEGAL L BA, A8 PRE, PRE A ILLEGAL H X AREF, SREF ILLEGAL L Op-Code MRS, EMRS ILLEGAL 14 W946432AD NOTE 6 ...
Page 15
... ACTIVE Read Read A Write A PRE PRE PRE PRE CHARGE PRE ACT = Active Write A = Write with Autoprecharge Read A = Read with Autoprecharge PRE = Precharge BST = B nst Read Stpop 15 W946432AD SELF REFRESH AUTO REFRESH POWER DOWN Read Read Read A Read A Automatic Sequence Command Sequence ...
Page 16
... The Auto Refresh command is register when CS RAS CAS low with WE high. The refresh addressing is generated by the internal refresh controller. This makes the address bits “Don’t Care” during an AUTO REFRESH command. The W946432AD requires AUTO REFRESH cycles at an average periodic interval of 15.6µs (maximum). ...
Page 17
... A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by tRRD. W946432AD PRELIMINARY DATE: 9/8/ ...
Page 18
... READ command, where x equals the number of desired data element pairs. Note that part of the row precharge time is hidden during the access of the last data elements. Figure4:tRCD and tRRD Definition tRCD and tRRD Definition NOP NOP ACT Row Bank y tRRD 18 W946432AD NOP NOP RD/WR Col Bank y tRCD DON'T CARE PRELIMINARY DATE: 9/8/00 NOP . ...
Page 19
... Figure5:READ BURST – REQUIRED CAS LATENCIES CK CK COMMAND ADDRESS DQS Data Out from column n Burst Length = 4 Show with nominal tAC, tDQSCK, and tDQSQ READ BURST - REQUIRED CAS LATENCIES READ NOP NOP Bank, Col n CL=3 19 W946432AD NOP NOP NOP DO n DON'T CARE PRELIMINARY DATE: 9/8/00 . ...
Page 20
... Data Out from column n (or column b) Burst Length = 4 Shown with nominal tAC, tDQSCK, and tDQSQ NOP READ NOP NOP Bank, Col n CL NOP NOP READ Bank, Col b CL W946432AD NOP NOP DO b DON'T CARE NOP NOP NOP DO b DON'T CARE PRELIMINARY DATE: 9/8/00 . ...
Page 21
... Shown with nominal tAC, tDQSCK, and tDQSQ RANDOM READ ACCESSES - REQUIRED CAS LATENCIES READ READ READ Bank, Bank, Bank, Col x Col b Col g CL TERMINATING A READ BURST - REQUIRED CAS LATENCIES NOP BST NOP CL=3 21 W946432AD READ NOP NOP DON'T CARE NOP NOP DO ...
Page 22
... Shown with nominal tAC, tDQSCK, and tDQSQ READ TO WRITE - REQUIRED CAS LATENCIES BST NOP NOP CL READ TO PRECHARGE - REQUIRED CAS LATENCIES NOP PRE NOP Bank (a or all) CL=3 22 W946432AD NOP WRITE NOP Bank, Col b t DQSS DON'T CARE NOP ACT t RP Bank, Row DO ...
Page 23
... In power-down, CKE LOW and a stable clock signal must be maintained at the inputs of the DDR SDRAM, and all other input signals are “Don’t Care”. The power-down state is synchronously exited when CKE is registered HIGH (along with a NOP or DESELECT command). A valid executable command may be applied one clock cycle later. 23 W946432AD ...
Page 24
... Col b t DQSS DQS Figure13:WRITE TO WRITE – DQSS WRITE TO WRITE - DQSS WRITE NOP WRITE NOP Bank, Bank, Col b Col n t DQSS W946432AD NOP DON'T CARE T10 T11 NOP NOP DON'T CARE PRELIMINARY DATE: 9/8/00 . ...
Page 25
... RANDOM WRITE CYCLES - DQSS WRITE WRITE WRITE Bank, Bank, Bank, Col b Col x Col n t DQSS W946432AD WRITE NOP Bank, Col DON'T CARE WRITE WRITE Bank, Bank, Col a Col ...
Page 26
... NOP Bank, Col b t DQSS DI b WRITE TO PRECHARGE - DQSS, NON-INTERRUPTING WRITE NOP NOP NOP Bank a, Col b t DQSS W946432AD T10 T11 NOP READ NOP t WTR Bank, Col n CL=3 DON'T CARE T10 T11 NOP PRE t ...
Page 27
... Col b t DQSS WRITE NOP NOP NOP t WTR Bank a, Col b t DQSS W946432AD T10 T11 PRE NOP Bank (a or all DON'T CARE T10 T11 PRE NOP Bank (a or all ...
Page 28
... Burst Length = 4 order following Dl n Figure20:POWER - DOWN POWER - DOWN t IS NOP Enter power-down mode Figure21:DATA INPUT (WRITE) TIMING DATA INPUT (WRITE) TIMING t t DQSL DQSH W946432AD t IS NOP VALID Enter power-down mode DON'T CARE DON'T CARE PRELIMINARY DATE: 9/8/00 . ...
Page 29
... DQS is the latest among DQS and DQ signals to transition. 3.tDQSQ nom, shown for reference, occurs when DQS transitions in the center among DQ signal transitions. 4.Burst Length = 4 Figure22:DATA OUTPUT (READ) TIMING t DQSQ max W946432AD t DQSQ nom t DQSQ min PRELIMINARY DATE: 9/8/00 . ...
Page 30
... Precharge Power Down. If this command is an ACTIVE ( least one row is already active) then the Power-Down mode shown is Active Power Down Figure23:POWER – DOWN MODE POWER- DOWN MODE t IS NOP Enter Power-Down Mode 30 W946432AD t IS NOP VALID VALID Exit Power-Down Mode DON'T CARE ...
Page 31
... NOP commands are shown for ease of illustration; other valid commands may be possible at these time DM, DQ and DQS signals are all "Do'nt Care"/High-z for operations shown Figure24:AUTO REFRESH MODE AUTO REFRESH MODE NOP NOP AR NOP W946432AD AR NOP NOP ACT DON'T CARE ...
Page 32
... CLK) are required befor READ command can be applied. Figure25:SELF REFRESH MODE clock must be before t CL exiting Self Refresh Mode Enter Self Refresh Mode 32 W946432AD VALID NOP VALID t XSNR/ t ...
Page 33
... ALL BANKS ONE BANK *Bank DQSCK t RPRE min t LZ min min t AC min t DQSCK t RPRE max max AC max 33 W946432AD NOP ACT NOP Bank RPST t HZ min t RPST t HZ max DON'T CARE NOP ...
Page 34
... READ-WITH AUTO PRECHARGE NOP NOP NOP NOP DQSCK t RPRE min t LZ min min t AC min t DQSCK t RPRE max max AC max 34 W946432AD NOP ACT NOP Bank RPST t HZ min t RPST t HZ max NOP DON'T CARE ...
Page 35
... Note that tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting) Figure28:BANK READ ACCESS t BANK READ ACCESS CL NOP NOP READ NOP Col DIS AP Bank x t RAS t RCD 35 W946432AD NOP PRE NOP NOP ALL BANKS ONE BANK *Bank CL DQSCK RPST t RPRE min t ...
Page 36
... CH CL WRITE - WITHOUT AUTO PRECHARGE t IH NOP NOP NOP NOP DSH DSH t t DQSH WPST t DQSL DSS DSS t DQSH t WPST t DQSL W946432AD PRE NOP NOP ACT RA ALL BANKS RA ONE BANK *Bank DON'T CARE RA BA ...
Page 37
... NOP commands are shown for ease of illustration; other commands may be valid at these times WRITE - WITH AUTO PRECHARGE NOP NOP NOP NOP t t DSH DSH t t DQSH WPST t DQSL DSS DSS t DQSH t WPST t DQSL W946432AD NOP NOP NOP ACT DAL DON'T CARE ...
Page 38
... Col DIS AP *Bank RCD RAS t DSH t DQSH t DQSS t WPRES t WPRE DQSS t WPRES t WPRE 38 W946432AD NOP NOP NOP DSH t WPST t DQSL t t DSS DSS DQSH t WPST t DQSL DI n PRE ALL BANKS ONE BANK *Bank x DON'T CARE ...
Page 39
... Figure32:WRITE – DM OPERATION WRITE - DM OPERATION t IH NOP NOP NOP NOP DSH DSH t t DQSH WPST t DQSL DSS DSS t DQSH t WPST t DQSL W946432AD PRE NOP NOP ACT ALL BANKS ONE BANK *Bank DON'T CARE ...
Page 40
... A 0.053 0.055 0.057 1.35 1. 0.009 0.013 0.015 0.22 0.32 c 0.004 0.006 0.008 0.10 0.15 D 13.90 14.00 0.547 0.551 0.555 E 19.90 0.791 20.00 0.783 0.787 e 0.020 0.026 0.032 0.498 0.65 H 0.626 0.634 16.00 D 0.630 15.90 H 0.862 0.870 21.90 22.00 22.10 0.866 E L 0.024 0.030 0.018 0.45 0.60 L 1.00 0.039 1 y 0.003 W946432AD Max 0.15 1.45 0.38 0.20 14.10 20.10 0.802 16.10 0.75 0.08 7 ...