LH28F128BFHED-PWTLZ8 Sharp, LH28F128BFHED-PWTLZ8 Datasheet

no-image

LH28F128BFHED-PWTLZ8

Manufacturer Part Number
LH28F128BFHED-PWTLZ8
Description
Flash Memory 128Mbit (8Mbitx16)128M Smart Dual Boot Block 90ns
Manufacturer
Sharp
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LH28F128BFHED-PWTLZ8
Manufacturer:
INTEL
Quantity:
28
P
S
RODUCT
PECIFICATION
Integrated Circuits Group
LH28F128BFHED-PWTLZ8
Flash Memory
128Mbit (8Mbitx16)
(Model Number: LHF12FZ8)
Spec. Issue Date: October 26, 2004
Spec No: EL16X218

Related parts for LH28F128BFHED-PWTLZ8

LH28F128BFHED-PWTLZ8 Summary of contents

Page 1

... P S RODUCT PECIFICATION LH28F128BFHED-PWTLZ8 Flash Memory 128Mbit (8Mbitx16) (Model Number: LHF12FZ8) Spec. Issue Date: October 26, 2004 Spec No: EL16X218 Integrated Circuits Group ...

Page 2

...

Page 3

Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. • When using the products covered herein, ...

Page 4

TSOP Pinout................................................. 3 Pin Descriptions.......................................................... 4 Simultaneous Operation Modes Allowed with Eight Planes ................................. 5 Memory Map .............................................................. 6 Identifier Codes and OTP Address for Read Operation ............................................. 8 Identifier Codes and OTP Address for Read Operation on Partition ...

Page 5

... LH28F128BFHED-PWTLZ8 Page Mode Dual Work Flash MEMORY 128M density with 16Bit I/O Interface • 2 Bank Enable ( Control 0 1 High Performance Reads • 90/35ns 8-Word Page Mode Configurative 8-Plane Dual Work • Flexible Partitioning • Read operations during Block Erase or (Page Buffer) Program • ...

Page 6

WE# 11 RST WP ...

Page 7

Symbol Type A -A ADDRESS INPUTS: Inputs for addresses. A INPUT 0 21 DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, INPUT/ DQ -DQ identifier code ...

Page 8

Table 2. Simultaneous Operation Modes Allowed with Eight Planes THEN THE MODES ALLOWED IN THE OTHER PARTITION IS: IF ONE Read Read Read PARTITION IS: Array ID/OTP Status Read Array Read ID/OTP Read Status ...

Page 9

LHF12FZ8 BLOCK NUMBER ADDRESS RANGE 3FF000H - 3FFFFFH 134 4K-WORD 133 4K-WORD 3FE000H - 3FEFFFH 132 4K-WORD 3FD000H - 3FDFFFH 3FC000H - 3FCFFFH 131 4K-WORD 3FB000H - 3FBFFFH 130 4K-WORD 3FA000H - 3FAFFFH 129 4K-WORD 3F9000H - 3F9FFFH 128 4K-WORD ...

Page 10

Selected by BE #=V (Bank BLOCK NUMBER ADDRESS RANGE 134 32K-WORD 3F8000H - 3FFFFFH 133 32K-WORD 3F0000H - 3F7FFFH 132 3E8000H - 3EFFFFH 32K-WORD 131 3E0000H - 3E7FFFH 32K-WORD 130 3D8000H - 3DFFFFH 32K-WORD 129 3D0000H - ...

Page 11

Table 3. Identifier Codes and OTP Address for Read Operation Manufacturer Code Manufacturer Code Device Code Device Code Block Lock Configuration Block is Unlocked Code Block is Locked Block is not Locked-Down Block is Locked-Down Device Configuration Code Partition Configuration ...

Page 12

Customer Programmable Area 000085H 000084H 000081H Reserved for Future Implementation 000080H Customer Programmable Area Lock Bit (DQ Factory Programmed Area Lock Bit (DQ Figure 3. OTP Block Address Map for OTP Program (The area ...

Page 13

Mode Notes Bank 0 Bank 1 Read Array 6 Inhibited Output Disable Bank 0 Bank 1 Standby Bank 0, 1 Reset 3 Bank 0 Read Identifier Bank 1 6,9 Codes/OTP Inhibited Bank 0 Bank 1 Read Query 6,7 Inhibited Bank ...

Page 14

Command Cycles Req’d Read Array Read Identifier Codes/OTP Read Query Read Status Register Clear Status Register Block Erase Bank Erase Program Page Buffer Program Block Erase and (Page Buffer) Program Suspend Block Erase and (Page Buffer) Program Resume Set Block ...

Page 15

... When the data within OTP block is read, BE Program command with 12. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used. LHF12FZ8 # must When the OTP program operation is executed, write the OTP ...

Page 16

Table 7. Functions of Block Lock Current State (1) State WP [000 ( [001] [011 [100 ( [101] ( ...

Page 17

Table 9. Block Locking State Transitions upon WP# Transition Current State Previous State State WP# - [000 [001] 0 (2) [110] [011] 0 Other than (2) [110] - [100 [101 [110 [111] ...

Page 18

WSMS BESS BEFCES SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R) SR.7 = WRITE STATE MACHINE STATUS (WSMS Ready 0 = Busy SR.6 = BLOCK ERASE SUSPEND STATUS ...

Page 19

Table 11. Extended Status Register Definition SMS XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS Page Buffer Program available 0 = Page ...

Page 20

Table 12. Partition Configuration Register Definition PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R) PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 ...

Page 21

Electrical Specifications 1.1 Absolute Maximum Ratings Operating Temperature During Read, Erase and Program ...-40°C to +85°C Storage Temperature During under Bias............................... -40°C to +85°C During non Bias................................ -65°C to +125°C Voltage On Any Pin (except V and V ).............. ...

Page 22

Capacitance (T =+25°C, f=1MHz) A Parameter Symbol Input Capacitance C IN Output Capacitance C OUT NOTE: 1. Sampled, not 100% tested. 1.2.2 AC Input/Output Test Conditions V CC INPUT 0.0 AC test inputs are driven at V Input ...

Page 23

DC Characteristics Symbol Parameter I Input Load Current LI I Output Leakage Current Standby Current CCS Automatic Power Savings Current CCAS Reset Power-Down Current CCD CC Average V Read CC ...

Page 24

Symbol Parameter V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage OH V Lockout during Normal PP V PPLK Operations V during Block Erase, Bank Erase (Page Buffer) ...

Page 25

AC Characteristics - Read-Only Operations Symbol t Read Cycle Time AVAV t Address to Output Delay AVQV Output Delay ELQV Page Address Access Time APA t OE# to Output ...

Page 26

(A) (A) 21-0 20 EHEL ( AVEL t AVGL t GHGL V IH OE# ( ...

Page 27

(A) (A) 21-3 20 (A) 2 ( OE# ( WE# ...

Page 28

AC Characteristics - Write Operations Symbol t Write Cycle Time AVAV RST# High Recovery to WE# (BE PHWL PHEL (WE#) Setup to WE# ( ELWL WLEL ...

Page 29

NOTE 1 NOTE VALID A A (A) (A) 21-0 20-0 ADDRESS AVAV CE ELWL WLEL V IH OE# ...

Page 30

Reset Operations V IH RST# ( High (D/Q) 15 RST# ( High (D/Q) 15 (min GND V ...

Page 31

Block Erase, Bank Erase, (Page Buffer) Program and OTP Program Performance Symbol Parameter 4K-Word Parameter Block t WPB Program Time 32K-Word Main Block t WMB Program Time t / WHQV1 Word Program Time t EHQV1 t / WHOV1 OTP ...

Page 32

... Related Document Information Document No. FUM00701 NOTE: 1. International customers should contact their local SHARP or distribution sales offices. LHF12FZ8 (1) Document Name LH28F128BF series Appendix 29 Rev. 2.44 ...

Page 33

...

Page 34

...

Page 35

...

Page 36

...

Page 37

...

Page 38

...

Page 39

...

Page 40

...

Page 41

...

Page 42

A-1 RECOMMENDED OPERATING CONDITIONS A-1.1 At Device Power-Up AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate ...

Page 43

A-1.1.1 Rise and Fall Time Symbol t V Rise Time Input Signal Rise Time R t Input Signal Fall Time F NOTES: 1. Sampled, not 100% tested. 2. This specification is applied for not only the device ...

Page 44

A-1.2 Glitch Noises Do not input the glitch noises which are below V as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a). Input Signal V (Min (Max.) IL Input Signal (a) ...

Page 45

... A-2 RELATED DOCUMENT INFORMATION Document No. AP-001-SD-E Flash Memory Family Software Drivers AP-006-PT-E Data Protection Method of SHARP Flash Memory RP#, V AP-007-SW-E NOTE: 1. International customers should contact their local SHARP or distribution sales office. (1) Document Name Electric Potential Switching Circuit PP iv Rev. 1.10 ...

Page 46

A-3 STATUS REGISTER READ OPERATIONS If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation ...

Page 47

... Warranty for SHARP’s product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED event will SHARP be liable any way responsible, for any incidental or consequential economic or property damage. ...

Related keywords