HCT373 SLS System Logic Semiconductor, HCT373 Datasheet

no-image

HCT373

Manufacturer Part Number
HCT373
Description
HCT373Octal 3-State Noninverting Transparent Latch(High-Performance Silicon-Gate CMOS)
Manufacturer
SLS System Logic Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HCT373
Manufacturer:
TI
Quantity:
5 510
Part Number:
HCT373
Manufacturer:
DAEWOO
Quantity:
5 510
Part Number:
HCT373
Manufacturer:
ST
0
Part Number:
HCT373A
Manufacturer:
ON
Quantity:
30
Octal 3-State Noninverting Transparent Latch
High-Performance Silicon-Gate CMOS
TTL or NMOS outputs to High-Speed CMOS inputs.
latches. While the Latch Enable is high the Q outputs follow the Data
Inputs. When Latch Enable is taken low, data meeting the setup and
hold times becomes latched.
Output Enable is high, all outputs are forced to the high-impedance
state. Thus, data may be latched even when the outputs are not
enabled.
SLS
The SL74HCT373 may be used as a level converter for interfacing
The SL74HCT373 is identical in pinout to the LS/ALS373.
The eight latches of the SL74HCT373 are transparent D -type
The Output Enable does not affect the state of the latch, but when
TTL/NMOS-Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 4.5 to 5.5 V
Low Input Current: 1.0 A
System Logic
Semiconductor
LOGIC DIAGRAM
PIN 10 = GND
PIN 20=V
CC
X = Don’t Care
Z = High Impedance
Output
Enable
H
L
L
L
T
A
ORDERING INFORMATION
= -55 to 125 C for all packages
Inputs
FUNCTION TABLE
Enable
PIN ASSIGNMENT
Latch
SL74HCT373N Plastic
SL74HCT373D SOIC
H
H
X
L
SL74HCT373
D
H
X
X
L
No Change
Output
Q
H
Z
L

Related parts for HCT373

HCT373 Summary of contents

Page 1

... Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS The SL74HCT373 may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. The SL74HCT373 is identical in pinout to the LS/ALS373. The eight latches of the SL74HCT373 are transparent D -type latches. While the Latch Enable is high the Q outputs follow the Data Inputs ...

Page 2

... SL74HCT373 * MAXIMUM RATINGS Symbol V DC Supply Voltage (Referenced to GND Input Voltage (Referenced to GND Output Voltage (Referenced to GND) OUT I DC Input Current, per Pin Output Current, per Pin OUT I DC Supply Current Power Dissipation in Still Air, Plastic DIP+ ...

Page 3

... GND 5 Output in High-Impedance 5.5 State GND OUT GND 5 OUT V =2.4 V, Any One Input GND Other Inputs 5.5 OUT SL74HCT373 Guaranteed Limit 125 Unit -55 C 2.0 2.0 2.0 V 2.0 2.0 2.0 0.8 0.8 0.8 V 0.8 0.8 0.8 4.4 4.4 4.4 V 5.4 5.4 5.4 3.98 3.84 3.7 0.1 0.1 0.1 V 0.1 0.1 0.1 ...

Page 4

... SL74HCT373 AC ELECTRICAL CHARACTERISTICS Symbol Parameter Maximum Propagation Delay, Input PLH PHL (Figures 1 and Maximum Propagation Delay , Latch Enable to Q PLH PHL (Figures 2 and Maximum Propagation Delay ,Output Enable to Q PLZ PHZ (Figures 3 and Maximum Propagation Delay , Output Enable to Q ...

Page 5

... Figure 1. Switching Waveforms Figure 3. Switching Waveforms Figure 5. Test Circuit System Logic SLS Semiconductor Figure 2. Switching Waveforms Figure 4. Switching Waveforms EXPANDED LOGIC DIAGRAM SL74HCT373 Figure 6. Test Circuit ...

Related keywords