AT90USB1286 Atmel Corporation, AT90USB1286 Datasheet - Page 221

no-image

AT90USB1286

Manufacturer Part Number
AT90USB1286
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT90USB1286

Flash (kbytes)
128 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
48
Ext Interrupts
16
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
10
Input Capture Channels
1
Pwm Channels
9
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90USB1286
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT90USB1286-16MU
Manufacturer:
ST
0
Part Number:
AT90USB1286-AU
Manufacturer:
SOUTH
Quantity:
650
Part Number:
AT90USB1286-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90USB1286-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT90USB1286-AUR
Manufacturer:
Atmel
Quantity:
747
Part Number:
AT90USB1286-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90USB1286-MU
Manufacturer:
ATMEL
Quantity:
716
Part Number:
AT90USB1286-MU
Manufacturer:
AT
Quantity:
20 000
Part Number:
AT90USB1286-MUR
Manufacturer:
Atmel
Quantity:
4 932
20.5
7593K–AVR–11/09
Overview of the TWI Module
bits. If several masters are trying to address the same Slave, arbitration will continue into the
data packet.
Figure 20-8. Arbitration Between Two Masters
Note that arbitration is not allowed between:
It is the user software’s responsibility to ensure that these illegal arbitration conditions never
occur. This implies that in multi-master systems, all data transfers must use the same composi-
tion of SLA+R/W and data packets. In other words: All transmissions must contain the same
number of data packets, otherwise the result of the arbitration is undefined.
The TWI module is comprised of several submodules, as shown in
drawn in a thick line are accessible through the AVR data bus.
• A REPEATED START condition and a data bit.
• A STOP condition and a data bit.
• A REPEATED START and a STOP condition.
Synchronized
SCL Line
SDA from
SDA from
Master A
Master B
SDA Line
START
Arbitration, SDA
Master A Loses
AT90USB64/128
Figure
A
SDA
20-9. All registers
221

Related parts for AT90USB1286