SAM9X25 Atmel Corporation, SAM9X25 Datasheet - Page 132

• Manufacturer Part Number: SAM9X25
• Manufacturer: Atmel Corporation

Specifications of SAM9X25

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 400 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 105
• Ext Interrupts: 105
• Usb Transceiver: 3
• Usb Speed: Hi-Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 3
• Uart: 7
• Can: 2
• Lin: 4
• Ssc: 1
• Ethernet: 2
• Sd / Emmc: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 10
• Adc Speed (ksps): 440
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: DDR/LPDDR, SDRAM/LPSDR
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 0.9 to 1.1
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

Tightly-Coupled Memory Interface
5.5.4
5-24
Sequential ROM example
ARM926EJ-S
The diagram in Figure 5-16 on page 5-25 shows an example of a TCM sub-system that
uses wait states for nonsequential accesses. The ROM used to hold instructions can
cycle at the same frequency as the ARM926EJ-S processor it is interfaced to. However,
the memory access time for the ROM (time from chip-select/address to data out) is not
fast enough to be directly interfaced to the ARM926EJ-S processor.
DRADDR[17:0]
DRWD[31:0]
DRWBL[3:0]
DRSIZE[3:0]
DRRD[31:0]
Copyright © 2001-2003 ARM Limited. All rights reserved.
DRnRW
DRWAIT
DRSEQ
DRCS
DRADDR[14]
b1000
CLK
DIN[31:0] BW[3:0]
CLK
CS DOUT[31:0]
WE
RAM 64KB
Bank 1
A[13:0]
DRADDR[14]
Figure 5-15 Optimizing for speed
DIN[31:0] BW[3:0]
CLK
CS DOUT[31:0]
WE
RAM 64KB
DRWD[31:0]
Bank 0
A[13:0]
DRADDR[13:0]
ARM DDI0198D
DRWBL[3:0]