AD7922 Analog Devices, AD7922 Datasheet - Page 25

• Manufacturer Part Number: AD7922
• Description: 2-Channel, 2.35 V to 5.25 V, 1 MSPS, 12-Bit A/D Converter
• Manufacturer: Analog Devices

Specifications of AD7922

• Resolution (bits): 12bit
• # Chan: 2
• Sample Rate: 1MSPS
• Interface: Ser,SPI
• Analog Input Type: SE-Uni
• Ain Range: Uni Vdd
• Adc Architecture: SAR
• Pkg Type: SOP,SOT

SERIAL INTERFACE
Figure 37 and Figure 38 show the detailed timing diagrams for
serial interfacing to the AD7922 and AD7912, respectively. The
serial clock provides the conversion clock and also controls the
transfer of information from the AD7912/AD7922 during
conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode,
takes the bus out of three-state. The analog input is sampled at
this point and the conversion is initiated.
For the AD7922, the conversion requires 16 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, the track-
and-hold goes back into track on the next SCLK rising edge, as
shown in Figure 37 at Point B. On the 16th SCLK falling edge,
the DOUT line goes back into three-state. If the rising edge of
CS occurs before 16 SCLKs have elapsed, then the conversion is
terminated and the DOUT line goes back into three-state.
Otherwise, DOUT returns to three-state on the 16th SCLK
falling edge, as shown in Figure 37. Sixteen serial clock cycles
are required to perform the conversion process and to access
data from the AD7922.
For the AD7912, the conversion requires 14 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, the track-
and-hold goes back into track on the next SCLK rising edge, as
shown in Figure 38 at Point B.
DOUT
DOUT
SCLK
SCLK
DIN
DIN
CS
CS
THREE-STATE
THREE-STATE
t
t
2
2
X
X
Z
Z
1
1
t
ZERO
t
ZERO
3
3
X
X
2
2
CHN
CHN
t
t
CHN
CHN
8
8
3
3
MOD
MOD
Figure 37. AD7922 Serial Interface Timing Diagram
Figure 38. AD7912 Serial Interface Timing Diagram
STY
STY
t
t
4
9
4
9
DB11
DB9
t
t
t
t
6
6
4
4
t
t
X
X
CONVERT
CONVERT
5
5
t
t
DB10
7
7
DB8
Rev. 0 | Page 25 of 32
X
X
13
13
If the rising edge of CS occurs before 14 SCLKs have elapsed,
then the conversion is terminated and the DOUT line goes back
into three-state. If 16 SCLKs are considered in the cycle, DOUT
returns to three-state on the 16th SCLK falling edge, as shown
in Figure 38.
CS going low clocks out the first leading zero to be read in by
the microcontroller or DSP. The remaining data is then clocked
out by subsequent SCLK falling edges beginning with the
second leading zero. Therefore, the first falling clock edge on
the serial clock has the first leading zero provided and also
clocks out the second leading zero. The final bit in the data
transfer is valid on the 16th falling edge, having been clocked
out on the previous (15th) falling edge.
In applications with a slower SCLK, it is possible to read in data
on each SCLK rising edge. In that case, the first falling edge of
SCLK clocks out the second leading zero and it can be read in
the first rising edge. However, the first leading zero that is
clocked out when CS goes low is missed, unless it is read on the
first falling SCLK edge. The 15th falling edge of SCLK clocks
out the last bit and it can be read in the 15th rising SCLK edge.
If CS goes low just after the SCLK falling edge has elapsed, CS
clocks out the first leading zero as before and it can be read in
the SCLK rising edge. The next SCLK falling edge clocks out
the second leading zero and it can be read in the following
rising edge.
DB2
DB0
B
B
TWO TRAILING ZEROS
X
X
14
14
t
t
5
5
ZERO
DB1
X
X
15
15
ZERO
DB0
X
X
16
16
THREE-STATE
THREE-STATE
t
t
10
10
t
t
QUIET
QUIET
t
t
1
1
AD7912/AD7922