ADM825 Analog Devices, ADM825 Datasheet - Page 9

• Manufacturer Part Number: ADM825
• Description: Supervisory Circuit with Watchdog and Manual Reset in 5-Lead SC70 and SOT-23
• Manufacturer: Analog Devices

Specifications of ADM825

• # Of Monitored Voltages: 1
• Backup-battery Switch: No
• Manual Reset Capability: Yes
• Package: SC70,SOT
• Reset Threshold Summary: 7 Options--2.19 to 4.63V
• Reset Output-stage: Active-High/Push-Pull,Active-Low/Push-Pull
• Min Reset Timeout (ms): 140
• Watchdog Timer: No

CIRCUIT DESCRIPTION
The ADM823/ADM824/ADM825 provide microprocessor
supply voltage supervision by controlling the reset input of the
microprocessor. Code execution errors are avoided during
power-up, power-down, and brownout conditions by asserting a
reset signal when the supply voltage is below a preset threshold.
Errors are also avoided by allowing supply voltage stabilization
with a fixed timeout reset pulse after the supply voltage rises
above the threshold. In addition, problems with microprocessor
code execution can be monitored and corrected with a watchdog
timer (ADM823/ADM824). By including watchdog strobe
instructions in microprocessor code, a watchdog timer can
detect whether the microprocessor code breaks down or becomes
stuck in an infinite loop. If this happens, the watchdog timer
asserts a reset pulse that restarts the microprocessor in a known
state. If the user detects a problem with the system’s operation, a
manual reset input is available (ADM823/ADM825) to reset the
microprocessor with an external push-button, for example.
RESET OUTPUT
The ADM823 features an active low, push-pull reset output, and
the ADM824/ADM825 feature dual active low and active high
push-pull reset outputs. For active low and active high outputs,
the reset signal is guaranteed to be logic low and logic high,
respectively, for V
The reset output is asserted when V
threshold (V
serviced within the watchdog timeout period (t
remains asserted for the duration of the reset active timeout
period (t
transitions from low to high, or after the watchdog timer times
out.
RESET
RESET
Figure 15
V
CC
RP
V
V
V
) after V
1V
1V
0V
0V
0V
CC
CC
CC
TH
illustrates the behavior of the reset outputs.
), when MR is driven low, or when WDI is not
CC
Figure 15. Reset Timing Diagram
CC
≥ 1 V.
V
rises above the reset threshold, after MR
TH
t
t
RP
RP
CC
is below the reset
t
RD
WD
V
TH
). Reset
t
RD
Rev. C | Page 9 of 12
MANUAL RESET INPUT
The ADM823/ADM825 feature a manual reset input ( MR )
which, when driven low, asserts the reset output. When MR
transitions from low to high, reset remains asserted for the
duration of the reset active timeout period before deasserting.
The MR input has a 52 kΩ internal pull-up so that the input is
always high when unconnected. An external push-button
switch can be connected between MR and ground so that the
user can generate a reset. Debounce circuitry for this purpose is
integrated on chip. Noise immunity is provided on the MR
input and fast, negative-going transients of up to 100 ns (typical)
are ignored. A 0.1 μF capacitor between MR and ground
provides additional noise immunity.
WATCHDOG INPUT
The ADM823/ADM824 feature a watchdog timer that monitors
microprocessor activity. A timer circuit is cleared with every
low-to-high or high-to-low logic transition on the watchdog
input pin (WDI), which detects pulses as short as 50 ns. If the
timer counts through the preset watchdog timeout period (t
reset is asserted. The microprocessor is required to toggle the
WDI pin to avoid being reset. Failure of the microprocessor to
toggle WDI within the timeout period, therefore, indicates a
code execution error, and the reset pulse generated restarts the
microprocessor in a known state.
In addition to logic transitions on WDI, the watchdog timer is
also cleared by a reset assertion due to an undervoltage condi-
tion on V
the watchdog timer is cleared and does not begin counting again
until reset is deasserted. The watchdog timer can be disabled by
leaving WDI floating or by three-stating the WDI driver.
RESET
WDI
V
CC
CC
V
V
V
1V
0V
0V
0V
CC
CC
CC
or by MR being pulled low. When reset is asserted,
Figure 16. Watchdog Timing Diagram
V
t
RP
TH
ADM823/ADM824/ADM825
t
WD
t
RD
WD
),