ST72321R6 STMicroelectronics, ST72321R6 Datasheet - Page 126

• Manufacturer Part Number: ST72321R6
• Description: 8-BIT MCU WITH NESTED INTERRUPTS, FLASH,10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C INTERFACE
• Manufacturer: STMicroelectronics

Specifications of ST72321R6

• Hdflash Endurance: 100 cycles, data retention
• Clock Sources: crystal/ceramic resonator oscillators, internal RC oscillator, clock security system and bypass for external clock
• Four Power Saving Modes: Halt, Active-Halt,Wait and Slow
• Main Clock Controller With: Real time base, Beep and Clock-out capabilities
• Two 16-bit Timers With: 2 input captures, 2 output compares, external clock input on one timer, PWM and pulse generator modes
• 8-bit Pwm Auto-reload Timer With: 2 input captures, 4 PWM outputs, output compare and time base interrupt, external clock with event detector

ST72321Rx ST72321ARx ST72321Jx
I
I
Read / Write
Reset Value: 0000 0000 (00h)
7-bit Addressing Mode
Bit 7:1 = ADD[7:1] Interface address.
These bits define the I
face. They are not cleared when the interface is
disabled (PE=0).
Bit 0 = ADD0 Address direction bit.
This bit is don’t care, the interface acknowledges
either 0 or 1. It is not cleared when the interface is
disabled (PE=0).
Note: Address 01h is always ignored.
10-bit Addressing Mode
Bit 7:0 = ADD[7:0] Interface address.
These are the least significant bits of the I
address of the interface. They are not cleared
when the interface is disabled (PE=0).
126/193
2
2
ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0
C BUS INTERFACE (Cont’d)
C OWN ADDRESS REGISTER (OAR1)
7
2
C bus address of the inter-
2
C bus
0
I
Read / Write
Reset Value: 0100 0000 (40h)
Bit 7:6 = FR[1:0] Frequency bits.
These bits are set by software only when the inter-
face is disabled (PE=0). To configure the interface
to I
sponding to the microcontroller frequency F
Bit 5:3 = Reserved
Bit 2:1 = ADD[9:8] Interface address.
These are the most significant bits of the I
address of the interface (10-bit mode only). They
are not cleared when the interface is disabled
(PE=0).
Bit 0 = Reserved.
2
FR1
C OWN ADDRESS REGISTER (OAR2)
7
2
C specified delays select the value corre-
FR0
6 to 8 MHz
< 6 MHz
f
CPU
0
0
0
FR1
0
0
ADD9 ADD8
FR0
2
CPU
0
1
C bus
0
0
.