TC90A92AFG Toshiba, TC90A92AFG Datasheet - Page 23

• Manufacturer Part Number: TC90A92AFG
• Manufacturer: Toshiba

Specifications of TC90A92AFG

• Function: Multi-standard color decoder and 3D or 3L Y/C separation
• Features: 3D-YNR/CNR4Mbit eDRAMS/N detection ITU-R656 output
• Power Requirements: 3.3V, 2.5V, 1.5V
• Package: QFP100 (lead-free)

*Sub address 24h Regarding digital output
24h(D7-D4) Setting horizontal phase for HDOUT
When sync signal is the same timing as HDOUT, the difference phase is 0us.
24h(D3-D0) Setting vertical phase for VDOUT
When vertical phase is 0H, timing diagram is as below.
This is available for H,V-OUT through mode. (26h:D4=1)
*Sub address 25h(D7-D5) VPHS: Setting VDOUT phase
When H,V-OUT through mode is on, it can shift VDOUT phase to horizontal direction. (2.4us step)
*Sub address 25h(D3-D2) HDST: Setting HDOUT phase
When H,V-OUT through mode is on, it can shift HDOUT phase.
It can delay HDOUT pulse from EAV based on standard.
Regarding 525 lines system
HDOUT phase (Default)
It is 32W from first point of EAV. (1W=1/27MHz)
HD width is about 4.73us. (128ck 1ck=1/27MHz)
00:32W(default) , 01:+4ck , 10:+8ck , 11:+16ck
Regarding 625 lines system
HDOUT phase (Default)
It is 24W from first point of EAV. (1W=1/27MHz)
HD width is about 4.73us. (128ck 1ck=1/27MHz)
00:24W(default) , 01:+4ck , 10:+8ck , 11:+16ck
*Sub address 26h(D5) PFPOLE,(D2) SEL_BLK
26h(D5) Setting field polarity
When the polarity is positive, 1st field is low.
26h(D2) the disposal of blanking period
0:It is masked the signal under pedestal level.
1:Through
Aug./2003
Ｃ Ｖ Ｂ Ｓ
Ｈ Ｄ Ｏ Ｕ Ｔ
Ｖ Ｄ Ｏ Ｕ Ｔ
TC90A92AFG
23