MC100LVELT22 ON Semiconductor, MC100LVELT22 Datasheet

no-image

MC100LVELT22

Manufacturer Part Number
MC100LVELT22
Description
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC100LVELT22D
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100LVELT22D-X
Manufacturer:
ON
Quantity:
2 850
Part Number:
MC100LVELT22D-X
Manufacturer:
MOT
Quantity:
2 239
Part Number:
MC100LVELT22D-X
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC100LVELT22DG
Manufacturer:
ON Semiconductor
Quantity:
305
Part Number:
MC100LVELT22DG
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100LVELT22DR
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100LVELT22DR2
Manufacturer:
ON
Quantity:
230
Part Number:
MC100LVELT22DR2
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100LVELT22DR2G
Manufacturer:
ON Semiconductor
Quantity:
1
Part Number:
MC100LVELT22DR2G
Manufacturer:
ON
Quantity:
37 482
Part Number:
MC100LVELT22DR2G
Manufacturer:
ON/PBF
Quantity:
2 500
Part Number:
MC100LVELT22DR2G
Manufacturer:
ON
Quantity:
5 165
Company:
Part Number:
MC100LVELT22DR2G
Quantity:
421
Company:
Part Number:
MC100LVELT22DR2G
Quantity:
2 137
Part Number:
MC100LVELT22DTRG
Manufacturer:
ON Semiconductor
Quantity:
1 950
Part Number:
MC100LVELT22DTRG
Manufacturer:
ON
Quantity:
5 163
MC100LVELT22
3.3V Dual LVTTL/LVCMOS
to Differential LVPECL
Translator
Description
LVPECL translator. Because LVPECL (Low Voltage Positive ECL)
levels are used, only +3.3 V and ground are required. The small outline
8-lead package and the low skew, dual gate design of the LVELT22
makes it ideal for applications which require the translation of a clock
and a data signal.
Features
© Semiconductor Components Industries, LLC, 2008
August, 2008 − Rev. 8
The MC100LVELT22 is a dual LVTTL/LVCMOS to differential
with GND = 0 V
350 ps Typical Propagation Delay
<100 ps Output−to−Output Skew
Flow Through Pinouts
The 100 Series Contains Temperature Compensation
LVPECL Operating Range: V
When Unused TTL Input is left Open, Q Output will Default High
Pb−Free Packages are Available
CC
= 3.0 V to 3.8 V
1
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
CASE 506AA
CASE 948R
MN SUFFIX
*For additional marking information, refer to
DT SUFFIX
CASE 751
D SUFFIX
TSSOP−8
8
Application Note AND8002/D.
(Note: Microdot may be in either location)
SOIC−8
8
DFN8
ORDERING INFORMATION
1
1
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M = Date Code
G = Pb−Free Package
http://onsemi.com
Publication Order Number:
DIAGRAMS*
MC100LVELT22/D
8
1
MARKING
8
1
ALYWG
1
KVT22
ALYW
KR22
G
G
4

Related parts for MC100LVELT22

MC100LVELT22 Summary of contents

Page 1

... LVTTL/LVCMOS to Differential LVPECL Translator Description The MC100LVELT22 is a dual LVTTL/LVCMOS to differential LVPECL translator. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3 V and ground are required. The small outline 8-lead package and the low skew, dual gate design of the LVELT22 makes it ideal for applications which require the translation of a clock and a data signal ...

Page 2

LVTTL/ LVPECL LVCMOS Figure 1. 8−Lead Pinout (Top View) and Logic Diagram EP Table 2. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of ...

Page 3

Table 4. LVPECL DC CHARACTERISTICS Symbol Characteristic I Power Supply Current CC V Output HIGH Voltage (Note Output LOW Voltage (Note 4) OL NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted ...

Page 4

... ORDERING INFORMATION Device MC100LVELT22D MC100LVELT22DG MC100LVELT22DR2 MC100LVELT22DR2G MC100LVELT22DT MC100LVELT22DTG MC100LVELT22DTR2 MC100LVELT22DTR2G MC100LVELT22MNR4 MC100LVELT22MNRG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Resource Reference of Application Notes AN1405/D AN1406/D ...

Page 5

... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004) ...

Page 6

K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− G SEATING PLANE PACKAGE DIMENSIONS TSSOP−8 ...

Page 7

... COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF b 0.20 0.30 D 2.00 BSC D2 1.10 1.30 E 2.00 BSC E2 0.70 0.90 e 0.50 BSC K 0.20 −−− L 0.25 0.35 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC100LVELT22/D ...

Related keywords