HFA3861AIN Intersil Corporation, HFA3861AIN Datasheet - Page 4

• Manufacturer Part Number: HFA3861AIN
• Description: Processor, Direct Sequence Spread Spectrum Base band Processor
• Manufacturer: Intersil Corporation

Pin Descriptions
NOTE: See CR10<3>.
External Interfaces
There are three primary digital interface ports for the
HFA3861A that are used for configuration and during
normal operation of the device as shown in Figure 1. These
ports are:
• The Control Port, which is used to configure, write and/or
• The TX Port, which is used to accept the data that needs
• The RX Port, which is used to output the received
In addition to these primary digital interfaces the device
includes a byte wide parallel Test Port which can be
read the status of the internal HFA3861A registers.
to be transmitted from the network processor.
demodulated data to the network processor.
CompCap2
CompRes1
CompRes2
CompCap
MD_RDY
TEST 7:0
RX_PE
RESET
TXQ
NAME
SCLK
MCLK
TXI
R/W
SDI
SD
CS
+/-
+/-
51, 50, 49,
48, 47, 46,
45, 44
23/24
29/30
PIN
54
61
64
63
42
33
26
32
27
3
4
5
6
(Continued)
TYPE I/O
4
I/O
I/O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
MD_RDY is an output signal to the network processor, indicating header data and a data packet are
ready to be transferred to the processor. MD_RDY is an active high signal that signals the start of data
transfer over the RXD serial bus. MD_RDY goes active when the SFD (Note) is detected and returns
to its inactive state when RX_PE goes inactive or an error is detected in the header.
When active, the receiver is configured to be operational, otherwise the receiver is in standby mode.
This is an active high input signal. In standby, RX_PE inactive, all RX A/D converters are disabled.
SD is a serial bidirectional data bus which is used to transfer address and data to/from the internal
registers. The bit ordering of an 8-bit word is MSB first. The first 8 bits during transfers indicate the
register address immediately followed by 8 more bits representing the data that needs to be written or
read at that register. In the 4 wire interface mode, this pin is three-stated unless the R/W pin is high.
SCLK is the clock for the SD serial bus. The data on SD is clocked at the rising edge. SCLK is an input
clock and it is asynchronous to the internal master clock (MCLK). The maximum rate of this clock is
11MHz or one half the master clock frequency, whichever is lower.
Serial Data Input in 3 wire mode described in Tech Brief 383. This pin is not used in the 4 wire interface
described in this data sheet. It should not be left floating.
R/W is an input to the HFA3861A used to change the direction of the SD bus when reading or writing
data on the SD bus. R/W must be set up prior to the rising edge of SCLK. A high level indicates read
while a low level is a write.
CS is a Chip select for the device to activate the serial control port. The CS doesn’t impact any of the
other interface ports and signals, i.e., the TX or RX ports and interface signals. This is an active low
signal. When inactive SD, SCLK, and R/W become “don’t care” signals.
This is a data port that can be programmed to bring out internal signals or data for monitoring. These
bits are primarily reserved by the manufacturer for testing. A further description of the test port is given
in the appropriate section of this data sheet.
Master reset for device. When active TX and RX functions are disabled. If RESET is kept low the
HFA3861A goes into the power standby mode. RESET does not alter any of the configuration register
values nor does it preset any of the registers into default values. Device requires programming upon
power-up. See CR11 bit 7 for important initialization information.
Master Clock for device. The nominal frequency of this clock is 44MHz. This is used internally to
generate all other internal necessary clocks and is divided by 2 or 4 for the transceiver clocks.
TX Spread baseband I digital output data. Data is output at the chip rate. Balanced differential 23+/24-.
TX Spread baseband Q digital output data. Data is output at the chip rate. Balanced differential
29+/30-.
Compensation capacitor.
Compensation capacitor.
Compensation Resistor.
Compensation Resistor.
HFA3861A
configured to output various internal signals and/or data. The
device can also be set into various power consumption
modes by external control. The HFA3861A contains three
Analog to Digital (A/D) converters and four Digital to Analog
converters. The analog interfaces to the HFA3861A include,
the In phase (I) and quadrature (Q) data component inputs/
outputs, and the RF and IF receive automatic gain control
and transmit output power control.
DESCRIPTION