HT36FA Holtek Semiconductor Inc., HT36FA Datasheet

no-image

HT36FA

Manufacturer Part Number
HT36FA
Description
Ht36fa -- Music Synthesizer 8-bit Mcu
Manufacturer
Holtek Semiconductor Inc.
Datasheet
Technical Document
Features
General Description
The HT36FA is an 8-bit high performance RISC archi-
tecture microcontroller specifically designed for various
music applications. It provides an 8-bit MCU and a
4-channel Wavetable synthesizer. It has a built-in 8-bit
Block Diagram
Rev. 1.20
Tools Information
FAQs
Application Note
Operating voltage: 2.4V~5.0V
Operating frequency:
X tal: 6MHz~8MHz
R
Built-in 128K 16-bit (2M-bit) ROM for program/data
shared
Built-in 8 bit MCU with 208 8 bits RAM
Two 8 bit programmable timer with 8 stage prescaler
24 bidirectional I/O lines
Watchdog timer
Four polyphonic synthesizer
OSC
: typ. 6MHz
Music Synthesizer 8-Bit MCU
1
microprocessor which controls the synthesizer to gen-
erate the melody by setting the special register. A HALT
feature is provided to reduce power consumption.
Stereo 16-bit DAC
Oscillation modes: XTAL/RCOSC
Eight-level subroutine nesting
Supports 8-bit table read instruction (TBLP)
HALT function and wake-up feature reduce power
consumption
Bit manipulation instructions
63 powerful instructions
All instructions in 1 or 2 machine cycles
28/32-pin SOP package
HT36FA
February 26, 2007

Related parts for HT36FA

HT36FA Summary of contents

Page 1

... Two 8 bit programmable timer with 8 stage prescaler 24 bidirectional I/O lines Watchdog timer Four polyphonic synthesizer General Description The HT36FA is an 8-bit high performance RISC archi- tecture microcontroller specifically designed for various music applications. It provides an 8-bit MCU and a 4-channel Wavetable synthesizer. It has a built-in 8-bit Block Diagram Rev ...

Page 2

... Pin Assignment Pad Assignment * The IC substrate should be connected to VSS in the PCB layout artwork. Rev. 1.20 2 Chip size: 2385 3225 ( m) 2 HT36FA February 26, 2007 ...

Page 3

... Reset input, active low XIN for X tal or ROSCIN for resistor by mask option XOUT or 1/4 system frequency in RC mode (f DAC output R channel DAC output L channel +5.5V Storage Temperature ........................... 125 C SS +0.3V Operating Temperature .......................... HT36FA Unit 1448.750 1448.750 1448.200 1348.200 1237.600 1462.150 1462.150 1462.150 1462 ...

Page 4

... Input High Voltage for I/O Ports IH V Input Low Voltage for I/O Ports IL Rev. 1.20 Test Conditions Min. V Conditions DD 2 load (OSC= 6MHz) 4.5V 3V WDT enable (RC OSC 4.5V 0. HT36FA Ta=25 C Typ. Max. Unit 4 0. February 26, 2007 ...

Page 5

... Function Description Execution Flow The system clock for the HT36FA is derived from either a crystal oscillator. The oscillator frequency di- vided the system clock for the MCU ( and it is internally divided into four OSC SYS non-overlapping clocks. One instruction cycle consists of four system clock cycles ...

Page 6

... It should be note that the PF reg- ister is written only. Table Location *12 *11 * Table Location P16~P8: Bits of current Program Counter P16~P13: Bits of bank PF3~PF0 6 HT36FA * February 26, 2007 ...

Page 7

... Wavetable ROM The ST12~ST0 is used to defined the start address of each sample on the wavetable and read the waveform data from the location. HT36FA provides 18 output ad- dress lines from WA17~WA0, the ST12~ST0 is used to locate the major 13 bits i.e. WA17~WA5 and the unde- fined data from WA4~WA0 is always set to 00000b. So the start address of each sample have to be located at a multiple of 32 ...

Page 8

... Interrupt The HT36FA provides two internal timer counter inter- rupts on each bank. The Interrupt Control register (INTC;0BH) contains the interrupt control bits that sets the enable/disable and the interrupt request flags. ...

Page 9

... CALL subroutine operates in the interrupt subroutine, it may damage the original control sequence. Oscillator Configuration The HT36FA provides two types of oscillator circuit for the system clock e., RC oscillator and crystal oscillator. No matter what type of oscillator, the signal divided used for the system clock (f mode stops the system oscillator and ignores external signal to conserve power ...

Page 10

... By examining the TO and PDF 1:32 flags, the cause for a chip reset can be determined. The 1:64 PDF flag is cleared when there is a system power- 1:128 executing the CLR WDT instruction and it is set when a Watchdog Timer 10 HT36FA CLR WDT times selec- WDT February 26, 2007 ...

Page 11

... The functional units chip reset status are shown below. Program Counter Interrupt Prescaler (sys- WDT SYS Timer Counter (0/1) Input/output ports Stack Pointer Reset Circuit Reset Timing Chart Reset Configuration 11 HT36FA 000H Disable Clear Clear. After master reset, WDT begins counting Off Input mode Points to the top of stack February 26, 2007 ...

Page 12

... HT36FA RES Reset WDT Time-out (HALT) (HALT)* uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu 0000H 0000H uuuu uuuu ...

Page 13

... For example, the SET [m].i , CLR [m].i , CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined op- erations (bit-operation), and then write the results back to the latches or the accumulator. Each line of port A has the capability to wake-up the device. 13 HT36FA Timer 0/1 February 26, 2007 ...

Page 14

... No function, read only, read Unused: No function, read only, read CH1~CH0 channel number selection The HT36FA has a built-in 8 output channels and CH1~CH0 is used to define which channel is selected. When this register is written to, the wavetable synthe- sizer will automatically output the dedicated PCM code ...

Page 15

... The PCM code definition The HT36FA can only solve the voice format of the signed 8-bit or 12-bit raw PCM. And the MCU will take the voice code 80H as the end code. ...

Page 16

... Mask Option No. Mask Option 1 WDT source On-chip RC/Instruction clock/ disable WDT 2 CLRWDT times One time, two times (CLR WDT1/WDT2) 3 Wake-up PA only 4 Pull-High PA, PB, PC input 5 OSC mode Crystal or Resistor type Application Circuit Rev. 1.20 Function 16 HT36FA February 26, 2007 ...

Page 17

... Rotate data memory left through carry Data Move MOV A,[m] Move data memory to ACC MOV [m],A Move ACC to data memory MOV A,x Move immediate data to ACC Bit Operation CLR [m].i Clear bit of data memory SET [m].i Set bit of data memory Rev. 1.20 Description 17 HT36FA Instruction Flag Cycle Affected 1 Z,C,AC,OV (1) 1 Z,C,AC,OV 1 Z,C,AC,OV 1 Z,C,AC,OV (1) 1 ...

Page 18

... The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged. Rev. 1.20 Description 18 HT36FA Instruction Flag Cycle Affected 2 None (2) 1 None ...

Page 19

... Add the accumulator to the data memory Description The contents of the specified data memory and the accumulator are added. The result is stored in the data memory. Operation [m] ACC+[m] Affected flag(s) TO Rev. 1.20 PDF PDF PDF PDF PDF HT36FA February 26, 2007 ...

Page 20

... Program Counter+1 Program Counter Affected flag(s) TO CLR [m] Clear data memory Description The contents of the specified data memory are cleared to 0. Operation [m] 00H Affected flag(s) TO Rev. 1.20 PDF PDF PDF addr PDF PDF HT36FA February 26, 2007 ...

Page 21

... Each bit of the specified data memory is logically complemented (1 s complement). Bits which previously contained a 1 are changed to 0 and vice-versa. Operation [m] [m] Affected flag(s) TO Rev. 1.20 PDF PDF PDF PDF PDF HT36FA February 26, 2007 ...

Page 22

... Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged. Operation ACC [m] 1 Affected flag(s) TO Rev. 1.20 PDF (ACC.3~ACC.0)+6, AC1=AC (ACC.3~ACC.0), AC1=0 ACC.7~ACC.4+6+AC1,C=1 ACC.7~ACC.4+AC1,C=C PDF PDF PDF HT36FA February 26, 2007 ...

Page 23

... Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC [m] Affected flag(s) TO Rev. 1.20 Program Counter+1 PDF PDF PDF addr PDF PDF HT36FA February 26, 2007 ...

Page 24

... Data in the data memory (one of the data memories) and the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory. Operation [m] ACC OR [m] Affected flag(s) TO Rev. 1.20 PDF PDF Program Counter+1 PDF PDF PDF PDF HT36FA February 26, 2007 ...

Page 25

... The contents of the data memory remain unchanged. Operation ACC.(i+1) ACC.0 [m].7 Affected flag(s) TO Rev. 1.20 Stack PDF Stack PDF Stack PDF PDF [m].i; [m].i:bit i of the data memory (i=0~6) PDF HT36FA February 26, 2007 ...

Page 26

... Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position. Operation [m].i [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m]. [m].0 Affected flag(s) TO Rev. 1.20 PDF [m].i; [m].i:bit i of the data memory (i=0~6) PDF PDF PDF PDF HT36FA February 26, 2007 ...

Page 27

... Otherwise proceed with the next instruction (1 cycle). Operation Skip if ([m] 1)=0, ACC Affected flag(s) TO Rev. 1.20 PDF PDF PDF ([m] 1) PDF ([m] 1) PDF HT36FA February 26, 2007 ...

Page 28

... Other- wise proceed with the next instruction (1 cycle). Operation Skip if [m].i 0 Affected flag(s) TO Rev. 1.20 PDF PDF ([m]+1) PDF ([m]+1) PDF PDF HT36FA February 26, 2007 ...

Page 29

... The low-order and high-order nibbles of the specified data memory are interchanged, writ- ing the result to the accumulator. The contents of the data memory remain unchanged. Operation ACC.3~ACC.0 ACC.7~ACC.4 Affected flag(s) TO Rev. 1.20 PDF PDF PDF [m].7~[m].4 PDF [m].7~[m].4 [m].3~[m].0 PDF HT36FA February 26, 2007 ...

Page 30

... The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] ROM code (low byte) TBLH ROM code (high byte) Affected flag(s) TO Rev. 1.20 PDF PDF PDF PDF PDF HT36FA February 26, 2007 ...

Page 31

... Logical XOR immediate data to the accumulator Description Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op- eration. The result is stored in the accumulator. The 0 flag is affected. Operation ACC ACC XOR x Affected flag(s) TO Rev. 1.20 PDF PDF PDF HT36FA February 26, 2007 ...

Page 32

... Package Information 28-pin SOP (300mil) Outline Dimensions Symbol Rev. 1.20 Dimensions in mil Min. Nom. 394 290 14 697 HT36FA Max. 419 300 20 713 104 February 26, 2007 ...

Page 33

... SOP (450mil) Outline Dimensions Symbol Rev. 1.20 Dimensions in mil Min. Nom. 543 440 14 100 HT36FA Max. 557 450 20 817 112 February 26, 2007 ...

Page 34

... Key Slit Width T1 Space Between Flange T2 Reel Thickness SOP 32W Symbol Description A Reel Outer Diameter B Reel Inner Diameter C Spindle Hole Diameter D Key Slit Width T1 Space Between Flange T2 Reel Thickness Rev. 1.20 Dimensions in mm 330 1 62 1.5 13+0.5 0.2 2 0.5 24.8+0.3 0.2 30.2 0.2 Dimensions in mm 330 1 100 0.1 13+0.5 0.2 2 0.5 32.8+0.3 0.2 38.2+0.2 34 HT36FA February 26, 2007 ...

Page 35

... Carrier Tape Width P Cavity Pitch E Perforation Position F Cavity to Perforation (Width Direction) D Perforation Diameter D1 Cavity Hole Diameter P0 Perforation Pitch P1 Cavity to Perforation (Length Direction) A0 Cavity Length B0 Cavity Width K0 Cavity Depth t Carrier Tape Thickness C Cover Tape Width Rev. 1.20 Dimensions 0.3 12 0.1 1.75 0.1 11.5 0.1 1.5+0.1 1.5+0.25 4 0.1 2 0.1 10.85 0.1 18.34 0.1 2.97 0.1 0.35 0.01 21.3 35 HT36FA February 26, 2007 ...

Page 36

... Cavity Pitch E Perforation Position F Cavity to Perforation (Width Direction) D Perforation Diameter D1 Cavity Hole Diameter P0 Perforation Pitch P1 Cavity to Perforation (Length Direction) A0 Cavity Length B0 Cavity Width K1 Cavity Depth K2 Cavity Depth t Carrier Tape Thickness C Cover Tape Width Rev. 1.20 Dimensions in mm 32+0.3 0.1 16 0.1 1.75 0.1 14.2 0.1 1.55+0.1 2+0.25 4 0.1 2 0.1 14.7 0.1 20.9 0.1 3 0.1 3.4 0.1 0.35 0.05 25.5 36 HT36FA February 26, 2007 ...

Page 37

... Holtek s products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw. Rev. 1.20 37 HT36FA February 26, 2007 ...

Related keywords