DS2482S-800 Maxim Integrated Products, Inc., DS2482S-800 Datasheet
DS2482S-800
Available stocks
Related parts for DS2482S-800
DS2482S-800 Summary of contents
Page 1
... Three Address Inputs for I²C Address Assignment § Wide Operating Range: 2.9V to 5.5V, -40°C to +85°C § 16-Pin SO Package (150 mil) ORDERING INFORMATION DS2482S-800 DS2482S-800/T&R PIN CONFIGURATION 1-Wire Device #1 1-Wire Device # system, provided that the system conforms to the ...
Page 2
ABSOLUTE MAXIMUM RATINGS Voltage Range on Any Pin Relative to Ground Maximum Current Into Any Pin Operating Temperature Range Junction Temperature Storage Temperature Range Soldering Temperature Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the ...
Page 3
PARAMETER Write 0 Low Time Write 0 Recovery Time Reset Low Time Presence-Detect Sample Time Sampling for Short and Interrupt Reset High Time Presence Pulse Mask Start Presence Pulse Mask Stop I²C-Pins (Note 8) See Figure 10 LOW Level Input ...
Page 4
Note 1: Operating current with 1-Wire write byte sequence followed by continuous Read of Status Register at 400KHz in Overdrive. Note 2: With standard speed the total capacitive load of the 1-Wire bus should not exceed 1nF, otherwise the passive ...
Page 5
Figure 1. Block Diagram T-Time OSC Config Register I²C SDA Interface SCL Controller AD0 AD1 AD2 DETAILED DESCRIPTION The DS2482-800 is a self-timed 8-channel 1-Wire master, which supports advanced 1-Wire waveform features including standard and Overdrive speeds, active pullup, strong ...
Page 6
Channel Selection Register The content of the Channel Selection Register specifies which of the channels is selected and will be the target of subsequent 1-Wire communication commands. The DS2482-800 supports eight 1-Wire communication channels IO0 to IO7. Only one of ...
Page 7
Presence Pulse Masking (PPM) The PPM bit controls whether the DS2482 will mask the leading edge (falling) of presence pulses. When PPM = 0, masking is disabled. Presence pulse masking applies only to standard 1-Wire speed (1WS = 0); this ...
Page 8
Figure 4. Low-Impedance Pullup Timing Last bit of 1-Wire Write Byte or 1-Wire Single Bit Function V cc Write 1 0V Pull-up 1-Wire Speed (1WS) The 1WS bit determines the timing of any 1-Wire communication generated by the DS2482. All ...
Page 9
Logic Level (LL) The LL bit reports the logic state of the active 1-Wire line without initiating any 1-Wire communication. The 1-Wire line is sampled for this purpose every time the Status Register is read. The sampling and updating of ...
Page 10
Set Read Pointer Command Code Command Parameter Description Typical Use Restriction Error Response Command Duration 1-Wire Activity Read Pointer Position Status Bits Affected Configuration Bits Affected Valid Pointer Codes Register Selection Status Register Read Data Register Channel Selection Register Configuration ...
Page 11
Channel Select Command Code Command Parameter Description Typical Use Restriction Error Response Command Duration 1-Wire Activity Read Pointer Position Status Bits Affected Configuration Bits Affected Valid Channel Selection Codes Channel Selection Channel IO0 (default) Channel IO1 Channel IO2 Channel IO3 ...
Page 12
Reset Command Code Command Parameter Description Typical Use Restriction Error Response Command Duration 1-Wire Activity Read Pointer Position Status Bits Affected Configuration Bits Affected 1-Wire Single Bit Command Code Command Parameter Description Typical Use Restriction Error Response Command Duration ...
Page 13
Figure 6. Write-0 Time Slot IH1 V IL1 Pullup (see Fig. 2) Figure 7. Write-1 and Read-Data Time Slot t V W1L cc V IH1 V IL1 Pullup (see Fig. 2) ...
Page 14
Read Byte Command Code Command Parameter Description Typical Use Restriction Error Response Command Duration 1-Wire Activity Read Pointer Position Status Bits Affected Configuration Bits Affected 1-Wire Triplet Command Code Command Parameter Description Typical Use Restriction Error Response Command Duration ...
Page 15
Bit Allocation in the Direction Byte bit 7 bit 6 bit 5 bit don’t care I²C INTERFACE General Characteristics The I²C bus uses a data line (SDA) plus a clock signal (SCL) for ...
Page 16
Figure 9. DS2482 Slave Address Most Signi- ficant Bit I²C Definitions The following terminology is commonly used to describe I²C data transfers. The timing references are defined in Figure 10. Bus Idle or Not Busy: Both, SDA and SCL, are ...
Page 17
Not Acknowledged by Master: At some time when receiving data, the master must signal an end of data to the slave device. To achieve this, the master does not acknowledge the last byte that it has received from the slave. ...
Page 18
Data Direction Codes Master-to-Slave Slave-to-Master I²C Communication Examples Device Reset, e.g., after power-up S AD,0 A DRST This example includes an optional read access to verify the success of the command. Write Configuration, e.g., before starting 1-Wire activity power-up Case ...
Page 19
Reset, e.g., to begin or end 1-Wire communication Case A: 1-Wire idle (1WB = 0), no busy polling to read the result S AD,0 A 1WRS In the first cycle, the master sends the command; then the master waits ...
Page 20
Case C: 1-Wire idle (1WB = 0), busy polling until the 1-Wire Command is completed. S AD,0 A 1WRB Sr AD,0 A SRP Poll the Status Register until the 1WB bit has changed from Then set the ...
Page 21
Case C: 1-Wire busy (1WB = 1) S AD,0 A 1WT The master should stop and restart as soon as the DS2482 does not acknowledge the command code. Figure 11. Application Schematic (I²C port) µ Application Information SDA ...
Page 22
A value between of 1.7kW and 2.95kW meets all requirements at standard speed. Since a 885W pullup resistor, as would be required ...