BU99901GUZ-W ROHM Co. Ltd., BU99901GUZ-W Datasheet
BU99901GUZ-W
Related parts for BU99901GUZ-W
BU99901GUZ-W Summary of contents
Page 1
... Silicon Monolithic Integrated Circuit ◇PRODUCT 4K×8 bit Electrically Erasable PROM ◇PART NUMBER BU99901GUZ-W ◇PHYSICAL DIMENSION Fig.-1（VCSP30L1） ◇BLOCK DIAGRAM Fig.-2 ◇USE General purpose ◇FEATURES ・4K words × 8 bits architecture serial EEPROM ・Wide operating voltage range (1.7V～3.6V) ・ Two wire serial interface ・ ...
Page 2
OPERATING CONDITION Parameter Write(Ta=-40～85℃) Supply Voltage Read(Ta=-40～85℃) Input Voltage ◇DC OPERATING CHARACTERISTICS (Unless otherwise specified Ta=-40～85℃､V Symb Parameter ol “H” Input Voltage1 V IH1 “L” Input Voltage1 V IL1 “H” Input Voltage2 V IH2 “L” Input Voltage2 V IL2 ...
Page 3
Product Name : BU9901GUZ-W 9901 Fig.-1 PHYSICAL DIMENSION （Unit : mm） REV. A 3/11 Lot.No ...
Page 4
... DIAGRAM 12bit ADDRESS DECODER CONTOROL LOGIC TEST HIGH VOLTAGE GEN. TEST Pin Connect with GND ◇PIN CONFIGURATION ○ B TEST ○ A Fig-3 BU99901GUZ－Ｗ（bottom view） ◇PIN NAME Land No. PIN NAME B3 Vcc B2 GND B1 TEST SCL A1 SDA 32 kbit EEPROM ARRAY SLAVE・ ...
Page 5
OPERATING CHARACTERISTICS (Unless otherwise specified Ta=-40～85℃､V Parameter Clock Frequency Data Clock High Period Data Clock Low Period SDA and SCL Rise Time SDA and SCL Fall Time Start Condition Hold Time Start Condition Setup Time Input Data Hold Time ...
Page 6
DATA TIMING SCL t :STA HD SDA (IN) t BUF SDA (OUT) SCL t :STA SU SDA ○SDA data is latched into the chip at the rising edge of SCL clock. ○Output date toggles at the falling edge of ...
Page 7
TIMING SCL DATA( SDA ACK WP t ：WP SU Fig.-6(a) WP TIMING OF THE WRITE OPERATION SCL DATA( SDA ACK WP Fig.-6(b) WP TIMING OF THE WRITE CANCEL OPERATION ○For the WRITE operation, WP must ...
Page 8
OPERATION ○START CONDITION (RECOGNITION OF START BIT) ・All commands are proceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. ・The device continuously monitors the SDA and SCL lines for the ...
Page 9
The transmitter device will release the bus after transmitting eight bits. (When inputting the slave address in the write or read operation, transmitter is μ-COM. When outputting the ...
Page 10
SLAVE 1st WORD R T ADDRESS ADDRESS（ｎ） SDA LINE * * * ○This device is capable of thirty-two ...
Page 11
SLAVE 1st WORD R T ADDRESS ADDRESS（ｎ） SDA LINE * * * Fig.-10 CURRENT READ CYCLE TIMING Fig.-11 RANDOM ...
Page 12
No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd. The content specified herein is subject to change for improvement without notice. The content specified herein is for the purpose ...