HV9605 Supertex Inc, HV9605 Datasheet - Page 4

• Manufacturer Part Number: HV9605
• Description: High Voltage Current Mode PWM Controller for ISDN Equipment
• Manufacturer: Supertex Inc

Pin Description
SGND - Common connection for all low level signal and digital
circuits. While SGND and PGND must be electrically connected
together, having separate common pins enhances the ability of
the designer to prevent coupling of noise into critical circuits.
PGND - This pin provides common return for the high transient
current of the output driver circuits. While PGND and SGND must
be electrically connected, having a separate connection prevents
common noise created by the high transient currents of the output
driver from being injected into critical circuits.
+V
accept DC input voltages in the range of 15V to 250V. With
START and STOP set to more than 20V, the leakage current on
this pin is less than 6.0 A at +V
START - The resistive divider from +V
STOP - The resistive divider from +V
V
input voltage to the +V
regulator seeks to regulate the voltage on the capacitor con-
nected to this pin to a nominal 4.5V.
OUT
to drive the gate of a power MOSFET. In order to protect the
power MOSFET in high electrical noise environment, this output
appears as low impedance to PGND when V
CS
tors. Under normal operation the over current limit is triggered
when the voltage on this pin is at 0.70V and the loop control
operating peak current may be set to any level below this, typically
in the range of 0.2 to 0.5V.
Pin Configuration
DD
IN
- This is the start-up linear pre-regulator input which can
- This is the supply pin for the PWM circuits. When the
- This high current push-pull CMOS output is intended
- This is the current sense input to the PWM compara-
START
PGND
STOP
REF
+V
V
CS
DD
IN
14 Pin SOIC/DIP Package
2
3
4
5
6
7
1
IN
pin exceeds the start voltage the input
IN
= 20V.
IN
IN
13
12
11
10
9
8
14
sets the start voltage.
sets the stop voltage.
DD
COMP
FB
NI
STATUS
RT
SGND
OUT
is at zero volts.
4
COMP - The low impedance output of the error amplifier.
FB
NI
REF
impedance buffered reference which is current limited to 0.5mAmps
and should be bypassed, REF to SGND, with a 0.1 F ceramic
capacitor.
RT
frequency of the internal oscillator by setting the charging current
for the internal timing capacitor. The oscillator frequency is twice
the PWM output frequency.
STATUS - This output is held low until the +V
the programmed START voltage. It remains low until the boot-
strap supply to V
set point. It is further held low while the control amplifier output on
the COMP pin is forced to its high limit by a low output from the
converter. Once all these conditions are satisfied, this output will
rise to V
indicating that normal operation has been reached. This output
may be used to control the reset of a microprocessor.
- The high impedance inverting input of the error amplifier.
- The high impedance non-inverting input of the error
- This pin provides a 2% accuracy 1.20V low output
- The resistor connected from this pin to SGND sets the
DD
amplifier.
with a time constant set by the external capacitor
DD
forces the voltage above the internal regulator
IN
voltage reaches
HV9605
11/30/98