MPC8280 Motorola, MPC8280 Datasheet
MPC8280
Available stocks
Related parts for MPC8280
MPC8280 Summary of contents
Page 1
... This document contains detailed information about power considerations, DC/AC electrical characteristics, and AC timing specifications for .13µm (HiP7) members of the PowerQUICC II™ family of integrated communications processors—the MPC8280, the MPC8275, and the MPC8270 (collectively called 'the MPC8280' throughout this document ). The following topics are addressed: Topic Section 1, “ ...
Page 2
... Devices in the MPC8280 family are available in three packages—the standard ZU package and the alternate packages—as shown in Table 2. Note that throughout this document references to the MPC8280 and the MPC8270 are inclusive of VR and ZQ package devices unless otherwise specified. For more information on VR and ZQ packages, contact your Motorola sales offi ...
Page 3
... Notes: 1 MPC8280 only (not on MPC8270, the VR package, nor the ZQ package) 2 MPC8280 has 2 serial interface (SI) blocks and 8 TDM ports. MPC8270 and the VR and ZQ packages have only 1 SI block and 4 TDM ports (TDM2[A–D]). 3 MPC8280, MPC8275VR, MPC8275ZQ only (not on MPC8270, MPC8270VR, nor MPC8270ZQ) 1 ...
Page 4
... PCI-to-60x to PCI-to-60x – 60x-to-PCI to 60x-to-PCI — Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8280) required by the PCI standard as well as message and doorbell registers — Supports the I ...
Page 5
... Transparent – HDLC— rates (clear channel) – FCC2 can also be connected to the TC layer (MPC8280 only) — Two multichannel controllers (MCCs) (one MCC on the MPC8270) – Each MCC handles 128 serial, full-duplex, 64-Kbps data channels. Each MCC can be split into four subgroups of 32 channels each. – ...
Page 6
... Supports two groups of four TDM channels for a total of eight TDMs (one group of four on the MPC8270 and the MPC8275) – 2,048 bytes of SI RAM – Bit or byte resolution 6 MPC8280 PowerQUICC II™ Family Hardware Specifications 2 C) controller (identical to the MPC860 controller) ...
Page 7
... SCCs, SMCs, and serial channels — Four independent 16-bit timers that can be interconnected as two 32-bit timers • Inverse multiplexing for ATM capabilities (IMA) (MPC8280 only).Supported by eight transfer transmission convergence (TC) layers between the TDMs and FCC2. • Transmission convergence (TC) layer (MPC8280 only) ...
Page 8
... Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V Figure 2 shows the undershoot and overshoot voltage of the 60x and local bus memory interface of the MPC8280. Note that in PCI mode the I/O interface is different ...
Page 9
... OH except UTOPIA mode, and open drain pins 4 In UTOPIA mode (UTOPIA pins only): I PA[0-31] PB[4-31] PC[0-31] PD[4-31 UTOPIA mode (UTOPIA pins only): I PA[0-31] PB[4-31] PC[0-31] PD[4-31] MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Symbol 3 = VDDH -8.0mA OH = 8.0mA Electrical Characteristics ...
Page 10
... DBG DBB/IRQ3 D[0-63] DP(0)/RSRV/EXT_BR2 DP(1)/IRQ1/EXT_BG2 DP(2)/TLBISYNC/IRQ2/EXT_DBG2 DP(3)/IRQ3/EXT_BR3/CKSTP_OUT DP(4)/IRQ4/EXT_BG3/CORE_SREST DP(5)/TBEN/EXT_DBG3/IRQ5/CINT DP(6)/CSE(0)/IRQ6 DP(7)/CSE(1)/IRQ7 PSDVAL TA TEA GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 L2_HIT/IRQ4 CPU_BG/BADDR31/IRQ5/CINT CPU_DBG CPU_BR IRQ0/NMI_OUT IRQ7/INT_OUT/APE PORESET HRESET SRESET RSTCONF 10 MPC8280 PowerQUICC II™ Family Hardware Specifications 1 (Continued) Symbol Min Max V — 0.4 OL Unit V MOTOROLA ...
Page 11
... DC current recommended to either pull unused pins to GND or VDDH configure them as outputs. 2 TRST and PORESET should be tied to VDDH via a 2K Ω external pull-up resistor. 3 The leakage current is measured for nominal VDDH,VCCSYN, and VDD. 4 MPC8280, MPC8275VR, MPC8275ZQ only MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications DC Electrical Characteristics 1 (Continued) Symbol Min Max V — ...
Page 12
... The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity T 12 MPC8280 PowerQUICC II™ Family Hardware Specifications = (V D Table 6. Thermal Characteristics ...
Page 13
... V per capacitor lead. A four-layer board is recommended, employing two inner layers as V All output pins on the MPC8280 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times ...
Page 14
... These are typical values at 65˚ C. Impedance may vary by ±25% with process and temperature silicon revision 0.0 (mask #: 0K49M), selectable impedance is not available. Impedance is set at 45 Ω. On all other revisions, impedance value is selected through the SIUMCR[20,21]. Refer to the MPC8280 Addendum to the MPC8260 PowerQUICC II Family Reference Manual. 14 MPC8280 PowerQUICC II™ ...
Page 15
... Timings are measured at the pin. Although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge. MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications AC Electrical Characteristics 1 Value (ns) Maximum Delay ...
Page 16
... Serial ClKin sp16b FCC input signals FCC output signals Note: When GFMR[TCI FCC output signals Note: When GFMR[TCI MPC8280 PowerQUICC II™ Family Hardware Specifications sp17a sp36a/sp37a Figure 3. FCC Internal Clock Diagram sp17b sp36b/sp37b Figure 4. FCC External Clock Diagram sp36a/sp37a ...
Page 17
... Input sampled on the rising edge and output driven on the falling edge. 3. Input sampled on the falling edge and output driven on the falling edge. 4. Input sampled on the falling edge and output driven on the rising edge. Figure 6. SCC/SMC/SPI/I MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications 2 C external clock. sp18b sp38b/sp39b ...
Page 18
... IDMA output signals TIMER(sp42/43)/ PIO(sp42a/sp43a) output signals Note: TGATE is asserted on the rising edge of the clock deasserted on the falling edge. Figure 8. PIO and Timer Signal Diagram 18 MPC8280 PowerQUICC II™ Family Hardware Specifications sp20 sp21 sp40/sp41 Figure 7. TDM Signal Diagram Sys clk ...
Page 19
... SIU AC Characteristics The CLKIN input to the MPC8280 should not exceed +/– 150 psec. This represents total input jitter—the combination of short term (peak-to-peak) and long term (cumulative). The duty cycle of CLKIN should not exceed the ratio of 40:60. The MPC8280 meets the timing requirements of PCI Specification Revision 2.2. Refer to Sections 7.2 and 7.3 and “ ...
Page 20
... Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing. 20 MPC8280 PowerQUICC II™ Family Hardware Specifications 1 Value (ns) Maximum Delay 66 MHz ...
Page 21
... All other input signals PSDVAL/TEA/TA output signals ADD/ADD_atr/BADDR/CI/ GBL/WT output signals DATA bus output signals All other output signals (except AP) AP signals MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications sp11 sp11a sp12 sp15 sp31 sp32 sp33a sp35 sp35a Figure 9 ...
Page 22
... CLKin V_CLK Memory controller signals Generally, all MPC8280 bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin ...
Page 23
... Note that SDRAM and GPCM machine outputs change on CLKin’s rising edge. 7 Clock Configuration Modes The MPC8280 has three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three input pins—PCI_MODE, PCI_CFG[0], PCI_MODCK—as shown in Table 14. Pins PCI_MODE ...
Page 24
... Local Bus Mode Table 15 lists clock configurations for the MPC8280 in local bus mode. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device. ...
Page 25
... MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications 3 CPM Clock CPM (MHz) Multiplication 4 Factor high low 100.0 4 250.0 100.0 4 200.0 100.0 4 166.7 100.0 4 142.9 100.0 4 133.3 Reserved 80 ...
Page 26
... Table 16 and Table 17 show clock configurations for PCI host mode. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device. In addition, note the following: 26 MPC8280 PowerQUICC II™ Family Hardware Specifications 3 CPM Clock CPM ...
Page 27
... MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications NOTE: PCI_MODCK NOTE: Tval (Output Hold) CPM Clock CPU (MHz) Multiplication 5 6 Factor low high Default Modes (MODCK_H=0000) 2 133.3 133.3 2.5 2 133.3 133.3 3 2.5 150.0 200 ...
Page 28
... MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 5 6 Factor low high 5 250.0 333 250.0 333 250.0 333.3 8 Reserved 6 300.0 400 300.0 400 300.0 400.0 ...
Page 29
... MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 5 6 Factor low high 3 200.0 266.6 4.5 3 200.0 266 200 ...
Page 30
... MODCK_H- Factor low high MODCK[1-3] 0000_000 66.7 100.0 0000_001 66.7 100.0 0000_010 60.0 120.0 0000_011 71.4 120.0 0000_100 62.5 120.0 30 MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPM CPU (MHz) Multiplication 5 Factor low high 2 250.0 333 250.0 333 300.0 400.0 3.5 3 300.0 400.0 ...
Page 31
... MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPM CPU (MHz) Multiplication 5 Factor low high 3 166.7 300 214.3 300.0 3.5 3 187.5 300.0 4 Full Configuration Modes 3 150.0 300.0 ...
Page 32
... MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPM CPU (MHz) Multiplication 5 Factor low high 2.5 166.7 300.0 2.5 2.5 150.0 300.0 3 2.5 178.6 300.0 3.5 2.5 156.3 300.0 4 2.5 150.0 300.0 4.5 2.5 150.0 300 ...
Page 33
... MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPM CPU (MHz) Multiplication 5 Factor low high 2 150.0 300 150.0 300.0 2.5 2 150.0 300 150.0 300.0 3 ...
Page 34
... MODCK[1-3] 0000_000 66.7 66.7 0000_001 66.7 66.7 0000_010 55.5 66.7 0000_011 62.5 66.7 0000_100 50.0 66.7 0000_101 59.5 66.7 0000_110 53.6 66.7 0000_111 50.0 66.7 0001_001 34 MPC8280 PowerQUICC II™ Family Hardware Specifications NOTE: PCI_MODCK NOTE: Tval (Output Hold) CPM Clock CPM (MHz) CPU Multiplication 4 Factor low high Default Modes (MODCK_H=0000 2 133.3 133.3 2.5 2 133.3 133 166 ...
Page 35
... MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 4 5 Factor low high Reserved Reserved 2 133.3 133 150.0 200 178.6 200.0 3.5 3 156.3 200 150 ...
Page 36
... MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 4 5 Factor low high 4 200.0 266.6 4.5 3 166.7 200 150.0 200.0 2.5 3 150.0 200 150.0 200.0 3.5 ...
Page 37
... MODCK_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins. 4 CPM multiplication factor = CPM clock/PCI clock 5 CPU multiplication factor = Core PLL multiplication factor MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 4 5 Factor ...
Page 38
... MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 4 5 Factor low high Default Modes (MODCK_H=0000) 4 133.3 200.0 2.5 4 133.3 200 166.7 300 187.5 300.0 ...
Page 39
... MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 4 5 Factor low high 5 139.0 250 178.6 250.0 3.5 5 156.3 250 138.9 250.0 4.5 5 133.3 250.0 ...
Page 40
... MPC8280 PowerQUICC II™ Family Hardware Specifications CPM Clock CPU (MHz) Multiplication 4 5 Factor low high 8 214.3 400.0 3.5 8 200.0 400 200.0 400.0 4.5 Reserved 8 200.0 400.0 2.5 8 200.0 400.0 ...
Page 41
... The following figures and table represent the standard 480 TBGA package. For information on the alternate package, refer to Section 8.2, “VR and ZQ Packages—MPC8275 and MPC8270” on page 56. Figure 13 shows the pinout of the ZU package as viewed from the top surface. MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Pinout 41 ...
Page 42
... Figure 14 shows the side profile of the TBGA package to indicate the direction of the top surface view. Copper Heat Spreader (Oxidized for Insulation) Polymide Tape Soldermask 1.27 mm Pitch Figure 14. Side View of the TBGA Package 42 MPC8280 PowerQUICC II™ Family Hardware Specifications View Die Attach Die Glob-Top Filled Area Glob-Top Dam Copper Traces ...
Page 43
... Table 20 shows the pinout list of the MPC8280 and MPC8270. Table 21 defines conventions and acronyms used in Table 20. Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List MPC8280/MPC8270 BR BG ABB/IRQ2 A10 A11 A12 A13 A14 A15 A16 A17 A18 ...
Page 44
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 A28 A29 A30 A31 TT0 TT1 TT2 TT3 TT4 TBST TSIZ0 TSIZ1 TSIZ2 TSIZ3 AACK ARTRY DBG DBB/IRQ3 D10 D11 D12 D13 D14 D15 44 MPC8280 PowerQUICC II™ Family Hardware Specifications ...
Page 45
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D47 ...
Page 46
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 D50 D51 D52 D53 D54 D55 D56 D57 D58 D59 D60 D61 D62 D63 DP0/RSRV/EXT_BR2 IRQ1/DP1/EXT_BG2 IRQ2/DP2/TLBISYNC/EXT_DBG2 IRQ3/DP3/CKSTP_OUT/EXT_BR3 IRQ4/DP4/CORE_SRESET/EXT_BG3 IRQ5/CINT/DP5/TBEN/EXT_DBG3 IRQ6/DP6/CSE0 IRQ7/DP7/CSE1 PSDVAL TA TEA GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 L2_HIT/IRQ4 CPU_BG/BADDR31/IRQ5/CINT CPU_DBG CPU_BR CS0 ...
Page 47
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 CS2 CS3 CS4 CS5 CS6 CS7 CS8 CS9 CS10/BCTL1 CS11/AP0 BADDR27 BADDR28 ALE BCTL0 PWE0/PSDDQM0/PBS0 PWE1/PSDDQM1/PBS1 PWE2/PSDDQM2/PBS2 PWE3/PSDDQM3/PBS3 PWE4/PSDDQM4/PBS4 PWE5/PSDDQM5/PBS5 PWE6/PSDDQM6/PBS6 PWE7/PSDDQM7/PBS7 PSDA10/PGPL0 PSDWE/PGPL1 POE/PSDRAS/PGPL2 PSDCAS/PGPL3 PGTA/PUPMWAIT/PGPL4/PPBS PSDAMUX/PGPL5 LWE0/LSDDQM0/LBS0/PCI_CFG0 LWE1/LSDDQM1/LBS1/PCI_CFG1 LWE2/LSDDQM2/LBS2/PCI_CFG2 LWE3/LSDDQM3/LBS3/PCI_CFG3 ...
Page 48
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 LOE/LSDRAS/LGPL2/PCI_MODCKH2 LSDCAS/LGPL3/PCI_MODCKH3 LGTA/LUPMWAIT/LGPL4/LPBS LGPL5/LSDAMUX/PCI_MODCK LWR L_A14/PAR L_A15/FRAME/SMI L_A16/TRDY L_A17/IRDY/CKSTP_OUT L_A18/STOP L_A19/DEVSEL L_A20/IDSEL L_A21/PERR L_A22/SERR L_A23/REQ0 L_A24/REQ1/HSEJSW L_A25/GNT0 L_A26/GNT1/HSLED L_A27/GNT2/HSENUM L_A28/RST/CORE_SRESET L_A29/INTA L_A30/REQ2 L_A31/DLLOUT LCL_D0/AD0 LCL_D1/AD1 LCL_D2/AD2 LCL_D3/AD3 LCL_D4/AD4 LCL_D5/AD5 LCL_D6/AD6 LCL_D7/AD7 LCL_D8/AD8 ...
Page 49
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 LCL_D11/AD11 LCL_D12/AD12 LCL_D13/AD13 LCL_D14/AD14 LCL_D15/AD15 LCL_D16/AD16 LCL_D17/AD17 LCL_D18/AD18 LCL_D19/AD19 LCL_D20/AD20 LCL_D21/AD21 LCL_D22/AD22 LCL_D23/AD23 LCL_D24/AD24 LCL_D25/AD25 LCL_D26/AD26 LCL_D27/AD27 LCL_D28/AD28 LCL_D29/AD29 LCL_D30/AD30 LCL_D31/AD31 LCL_DP0/C0/BE0 LCL_DP1/C1/BE1 LCL_DP2/C2/BE2 LCL_DP3/C3/BE3 IRQ0/NMI_OUT IRQ7/INT_OUT/APE 1 TRST ...
Page 50
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 HRESET SRESET QREQ RSTCONF MODCK1/AP1/TC0/BNKSEL0 MODCK2/AP2/TC1/BNKSEL1 MODCK3/AP3/TC2/BNKSEL2 CLKIN1 PA0/RESTART1/DREQ3 PA1/REJECT1/DONE3 PA2/CLK20/DACK3 PA3/CLK19/DACK4/L1RXD1A2 PA4/REJECT2/DONE4 PA5/RESTART2/DREQ4 PA6/FCC2_RXADDR3 PA7/SMSYN2/FCC2_TXADDR3 PA8/SMRXD2/FCC2_TXADDR4 PA9/SMTXD2 PA10/MSNUM5 PA11/MSNUM4 PA12/MSNUM3 PA13/MSNUM2 PA14/FCC1_MII_HDLC_RXD3 PA15/FCC1_MII_HDLC_RXD2 PA16/FCC1_MII_HDLC_RXD1/ FCCI_RMII_RXD1 PA17/FCC1_MII_HDLC_RXD0/ FCC1_MII_TRAN_RXD/ FCCI_RMII_RXD0 PA18/FCC1_MII_HDLC_TXD0/ FCC1_MII_TRAN_TXD/ FCC1_RMII_TXD0 50 MPC8280 PowerQUICC II™ ...
Page 51
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 PA19/FCC1_MII_HDLC_TXD1/ FCC1_RMII_TXD1 PA20/FCC1_MII_HDLC_TXD2 PA21/FCC1_MII_HDLC_TXD3 PA22 PA23 PA24/MSNUM1 PA25/MSNUM0 PA26/FCC1_RMII_RX_ER PA27/FCC1_MII_RX_DV/ FCC1_RMII_CRS_DV PA28/FCC1_MII_TX_EN/ FCC1_RMII_TX_EN PA29/FCC1_MII_TX_ER PA30/FCC1_MII_CRS/FCC1_RTS PA31/FCC1_MII_COL PB4/FCC3_MII_HDLC_TXD3/ L1RSYNCA2/FCC3_RTS PB5/FCC3_MII_HDLC_TXD2/ L1TSYNCA2/L1GNTA2 PB6/FCC3_MII_HDLC_TXD1/ FCC3_RMII_TXD1/ L1RXDA2/L1RXD0A2 PB7/FCC3_MII_HDLC_TXD0/ FCC3_RMII_TXD0/ FCC3_TXD/L1TXDA2/L1TXD0A2 PB8/FCC3_MII_HDLC_RXD0/ FCC3_RMII_RXD0/ FCC3_RXD/TXD3 PB9/FCC3_MII_HDLC_RXD1/ FCC3_RMII_RXD1/L1TXD2A2 PB10/FCC3_MII_HDLC_RXD2 ...
Page 52
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 PB16/FCC3_MII_RMII_RX_ER/CLK18 PB17/FCC3_MII_RX_DV/CLK17/ FCC3_RMII_CRS_DV PB18/FCC2_MII_HDLC_RXD3/ L1CLKOD2/L1RXD2A2 PB19FCC2_MII_HDLC_RXD2/ L1RQD2/L1RXD3A2 PB20/FCC2_MII_HDLC_RMII_RXD1/ L1RSYNCD2 PB21//FCC2_MII_HDLC_RMII_RXD0/ FCC2_TRAN_RXD/L1TSYNCD2/ L1GNTD2 PB22/FCC2_MII_HDLC_TXD0/ FCC2_TXD/FCC2_RMII_TXD0/ L1RXDD2 PB23/FCC2_MII_HDLC_TXD1/ L1RXD2A1/L1TXDD2/ FCC2_RMII_TXD1 PB24/FCC2_MII_HDLC_TXD2/ L1RSYNCC2 PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2 PB26/FCC2_MII_CRS/L1RXDC2 PB27/FCC2_MII_COL/L1TXDC2 PB28/FCC2_MII_RX_ER/ FCC2_RMII_RX_ER/FCC2_RTS/ L1TSYNCB2/L1GNTB2/TXD1 PB29/L1RSYNCB2/FCC2_MII_TX_EN/ FCC2_RMII_TX_EN PB30/FCC2_MII_RX_DV/ FCC2_RMII_CRS_DV/L1RXDB2 ...
Page 53
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 PC5/SI2_L1ST3/FCC2_CTS PC6/FCC1_CD PC7/FCC1_CTS PC8/CD4/RENA4/SI2_L1ST2/CTS3/ USBRN PC9/CTS4/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNTA2/USB_RP PC10/CD3/RENA3 PC11/CTS3/CLSN3/L1TXD3A2 PC12/CD2/RENA2 PC13/CTS2/CLSN2 PC14/CD1/RENA1 PC15/CTS1/CLSN1/SMTXD2 PC16/CLK16/TIN4 PC17/CLK15/TIN3/BRGO8 PC18/CLK14/TGATE2 PC19/CLK13/BRGO7/SPICLK PC20/CLK12/TGATE1/USB_OE PC21/CLK11/BRGO6 PC22/CLK10/DONE1/FCC1_UT_TXPRTY PC23/CLK9/BRGO5/DACK1 PC24/CLK8/TOUT4 PC25/CLK7/BRGO4 PC26/CLK6/TOUT3/TMCLK PC27/FCC3_TXD/FCC3_MII_TXD0/ FCC3_RMII_TXD0/CLK5/BRGO3 PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2/ FCC2_RXADDR4 PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1 MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications ...
Page 54
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 PC30/CLK2/TOUT1 PC31/CLK1/BRGO1 PD4/BRGO8/FCC3_RTS/SMRXD2 PD5/DONE1 PD6/DACK1 PD7/SMSYN1/FCC1_TXCLAV2 PD8/SMRXD1/BRGO5 PD9/SMTXD1/BRGO3 PD10/L1CLKOB2/BRGO4 PD11/L1RQB2 PD12 PD13 PD14/L1CLKOC2/I2CSCL PD15/L1RQC2/I2CSDA PD16/SPIMISO PD17/BRGO2/SPIMOSI PD18/SPICLK PD19/SPISEL/BRGO1 PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD PD23/RTS3/TENA3 PD24/TXD3 PD25/RXD3 54 MPC8280 PowerQUICC II™ Family Hardware Specifications ...
Page 55
... Table 20. MPC8280 and MPC8270 (ZU Package) Pinout List (Continued) MPC8280/MPC8270 PD26/RTS2/TENA2 PD27/TXD2 PD28/RXD2 PD29/RTS1/TENA1 PD30/TXD1 PD31/RXD1 VCCSYN VCCSYN1 CLKIN2 3 SPARE4 4 PCI_MODE 3 SPARE6 5 No connect I/O power Core power Ground 1 Should be tied to VDDH via a 2K Ω external pull-up resistor. 2 The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current recommended to either pull unused pins to GND or VDDH confi ...
Page 56
... GND with the noise filtering capacitors. 7 XFC (AB2) pin: This pin is used in MPC826x(A) devices not used in MPC8280 because there is no need for external capacitor to operate the PLL. New designs should connect AB2 (XFC) pin to GND. Old designs in which the MPC8280 is used as a drop-in replacement can leave the pin connected to the current capacitor. ...
Page 57
... Figure 16 shows the side profile of the PBGA package to indicate the direction of the top surface view. Transfer molding compound Plated substrate via 1 mm pitch Figure 16. Side View of the PBGA Package Remove MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Die Wire bonds attach Ball bond DIE ...
Page 58
... ABB/IRQ2 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 58 MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only Ball C16 F11 B7 B8 ...
Page 59
... TT4 TBST TSIZ0 TSIZ1 TSIZ2 TSIZ3 AACK ARTRY DBG DBB/IRQ3 MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only Pinout Ball D11 B10 C11 A9 B11 C12 D12 A10 B12 B13 ...
Page 60
... D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 60 MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only Ball AA2 ...
Page 61
... D58 D59 D60 D61 D62 D63 DP0/RSRV/EXT_BR2 IRQ1/DP1/EXT_BG2 IRQ2/DP2/TLBISYNC/EXT_DBG2 IRQ3/DP3/CKSTP_OUT/EXT_BR3 IRQ4/DP4/CORE_SRESET/EXT_BG3 IRQ5/CINT/DP5/TBEN/EXT_DBG3 IRQ6/DP6/CSE0 IRQ7/DP7/CSE1 PSDVAL TA TEA GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only Pinout Ball ...
Page 62
... ALE BCTL0 PWE0/PSDDQM0/PBS0 PWE1/PSDDQM1/PBS1 PWE2/PSDDQM2/PBS2 PWE3/PSDDQM3/PBS3 PWE4/PSDDQM4/PBS4 PWE5/PSDDQM5/PBS5 PWE6/PSDDQM6/PBS6 PWE7/PSDDQM7/PBS7 PSDA10/PGPL0 PSDWE/PGPL1 POE/PSDRAS/PGPL2 PSDCAS/PGPL3 PGTA/PUPMWAIT/PGPL4/PPBS PSDAMUX/PGPL5 62 MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only Ball A17 B14 F13 B17 AC6 AD6 AE6 AB7 AF7 AC7 AD7 AF8 AE8 ...
Page 63
... L_A22/SERR L_A23/REQ0 L_A24/REQ1/HSEJSW L_A25/GNT0 L_A26/GNT1/HSLED L_A27/GNT2/HSENUM L_A28/RST/CORE_SRESET L_A29/INTA L_A30/REQ2 L_A31/DLLOUT LCL_D0/AD0 LCL_D1/AD1 LCL_D2/AD2 LCL_D3/AD3 LCL_D4/AD4 MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only Pinout Ball AC9 AD9 AE9 AF9 AB6 AF5 AE5 AD5 AC5 AB5 AF6 AE13 ...
Page 64
... LCL_D26/AD26 LCL_D27/AD27 LCL_D28/AD28 LCL_D29/AD29 LCL_D30/AD30 LCL_D31/AD31 LCL_DP0/C0/BE0 LCL_DP1/C1/BE1 LCL_DP2/C2/BE2 LCL_DP3/C3/BE3 IRQ0/NMI_OUT IRQ7/INT_OUT/APE 1 TRST 64 MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only Ball AF10 AF11 AB12 AB11 AF12 AE11 AC13 AC12 AB13 AD12 AF14 AF17 ...
Page 65
... PA3/CLK19/DACK4/L1RXD1A2 PA4/REJECT2/DONE4 PA5/RESTART2/DREQ4 PA6 PA7/SMSYN2 PA8/SMRXD2 PA9/SMTXD2 PA10/MSNUM5 PA11/MSNUM4 PA12/MSNUM3 PA13/MSNUM2 PA14/FCC1_MII_HDLC_RXD3 PA15/FCC1_MII_HDLC_RXD2 PA16/FCC1_MII_HDLC_RXD1/ FCC1_RMII_RXD1 MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only FCC2_UTM_TXADDR2 FCC2_UTM_TXADDR1 FCC2_UTM_TXADDR0 FCC2_UTM_RXADDR0 FCC2_UTM_RXADDR1 FCC2_UTM_RXADDR2 FCC2_UT_RXADDR3 FCC2_UT_TXADDR3 FCC2_UT_TXADDR4 FCC1_UT8_RXD0/FCC1_UT16_RXD8 FCC1_UT8_RXD1/FCC1_UT16_RXD9 FCC1_UT8_RXD2/ FCC1_UT16_RXD10 FCC1_UT8_RXD3/ ...
Page 66
... PB4/FCC3_MII_HDLC_TXD3/ L1RSYNCA2/FCC3_RTS PB5/FCC3_MII_HDLC_TXD2/ L1TSYNCA2/L1GNTA2 PB6/FCC3_MII_HDLC_TXD1/ FCC3_RMII_TXD1/ L1RXDA2/L1RXD0A2 PB7/FCC3_MII_HDLC_TXD0/ FCC3_RMII_TXD0/ FCC3_TXD/L1TXDA2/L1TXD0A2 PB8/FCC3_MII_HDLC_RXD0/ FCC3_RMII_RXD0/ FCC3_RXD/TXD3 PB9/FCC3_MII_HDLC_RXD1/ FCC3_RMII_RXD1/L1TXD2A2 PB10/FCC3_MII_HDLC_RXD2 66 MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only FCC1_UT8_RXD7/ FCC1_UT16_RXD15 FCC1_UT8_TXD7/FCC1_UT16_TXD15 FCC1_UT8_TXD6/FCC1_UT16_TXD14 FCC1_UT8_TXD5/FCC1_UT16_TXD13 FCC1_UT8_TXD4/FCC1_UT16_TXD12 FCC1_UT8_TXD3/FCC1_UT16_TXD11 FCC1_UT8_TXD2/FCC1_UT16_TXD10 FCC1_UT8_TXD1/FCC1_UT16_TXD9 FCC1_UT8_TXD0/FCC1_UT16_TXD8 FCC1_UTM_RXCLAV/ FCC1_UTS_RXCLAV FCC1_UT_RXSOC FCC1_UTM_RXENB/ ...
Page 67
... PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2 PB26/FCC2_MII_CRS/L1RXDC2 PB27/FCC2_MII_COL/L1TXDC2 PB28/FCC2_MII_RX_ER/FCC2_RMII_RX_ER/ FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1 PB29/L1RSYNCB2/ FCC2_MII_TX_EN/FCC2_RMII_TX_EN PB30/FCC2_MII_RX_DV/L1RXDB2/ FCC2_RMII_CRS_DV PB31/FCC2_MII_TX_ER/L1TXDB2 PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2 PC1/DREQ2/SPISEL/BRGO6/L1RQA2 PC2/FCC3_CD/DONE2 MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only FCC2_UT8_TXD0 FCC2_UT8_RXD4 FCC2_UT8_RXD5 FCC2_UT8_RXD6 FCC2_UT8_RXD7 FCC2_UT8_TXD7 FCC2_UT8_TXD6 FCC2_UT8_TXD5 FCC2_UT8_TXD4 FCC2_UT8_TXD1 FCC2_UT8_TXD0 FCC2_UTM_RXCLAV/ FCC2_UTS_RXCLAV FCC2_UT_TXSOC ...
Page 68
... PC13/CTS2/CLSN2 PC14/CD1/RENA1 PC15/CTS1/CLSN1/SMTXD2 PC16/CLK16/TIN4 PC17/CLK15/TIN3/BRGO8 PC18/CLK14/TGATE2 PC19/CLK13/BRGO7/SPICLK PC20/CLK12/TGATE1/USB_OE PC21/CLK11/BRGO6 PC22/CLK10/DONE1 PC23/CLK9/BRGO5/DACK1 PC24/CLK8/TOUT4 PC25/CLK7/BRGO4 PC26/CLK6/TOUT3/TMCLK PC27/FCC3_TXD/FCC3_MII_TXD0/ FCC3_RMII_TXD0/CLK5/BRGO3 68 MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only FCC2_UT8_TXD2 FCC2_UTM_RXENB/ FCC2_UTS_RXENB FCC2_UTM_TXCLAV/ FCC2_UTS_TXCLAV FCC1_UTM_RXADDR2/ FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1 FCC1_UTM_TXADDR2/ FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1 FCC1_UT16_TXD0 FCC1_UT16_TXD1 FCC1_UT16_TXD2/FCC2_UT8_RXD3 ...
Page 69
... PD13 PD14/L1CLKOC2/I2CSCL PD15/L1RQC2/I2CSDA PD16/SPIMISO PD17/BRGO2/SPIMOSI PD18/SPICLK PD19/SPISEL/BRGO1 PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD PD23/RTS3/TENA3 PD24/TXD3 MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only FCC2_UT8_TXD3 FCC1_UT16_TXD3 FCC1_UT16_TXD4 FCC1_UTM_TXADDR3/ FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4 FCC2_UTS_TXADDR1 FCC2_UT_TXPRTY FCC2_UT_RXPRTY FCC2_UT8_RXD1 FCC2_UT8_RXD0 L1GNTB1 FCC1_UT16_RXD0 FCC1_UT16_RXD1 ...
Page 70
... PD28/RXD2 PD29/RTS1/TENA1 PD30/TXD1 PD31/RXD1 VCCSYN VCCSYN1 CLKIN2 3 SPARE4 4 PCI_MODE 3 SPARE6 5 No connect I/O power Core Power Ground 70 MPC8280 PowerQUICC II™ Family Hardware Specifications Pin Name MPC8275 only FCC1_UT16_TXD6 FCC1_UT16_RXD6 FCC1_UT16_RXD7 FCC1_UT16_TXD7 FCC1_UTM_RXADDR3/ FCC1_UTS_RXADDR3/ FCC1_UTM_RXCLAV2/ FCC2_UTM_RXADDR4/ FCC2_UTS_RXADDR1 FCC2_UTM_TXENB/ FCC2_UTS_TXENB Ball 2 H24 2 F24 ...
Page 71
... Package parameters are provided in Table 23. Outline Package Devices (mm) ZU MPC8280 37.5 x 37.5 MPC8270 VR MPC8275VR MPC8270VR ZQ MPC8275ZQ MPC8270ZQ MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Table 23. Package Parameters Type Interconnects TBGA 480 PBGA 516 PBGA 516 Package Description Pitch Nominal Unmounted (mm) Height (mm) 1.27 1. ...
Page 72
... Refer to Table 2. Figure 17. Mechanical Dimensions and Bottom Surface Nomenclature—480 TBGA Figure 18 provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA (VR/ZQ) packages. 72 MPC8280 PowerQUICC II™ Family Hardware Specifications Notes: 1. Dimensions and Tolerancing per ASME Y14.5M-1994. 2. Dimensions in millimeters. ...
Page 73
... Figure 18. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA MOTOROLA MPC8280 PowerQUICC II™ Family Hardware Specifications Package Description 73 ...
Page 74
... Ordering Information Figure 19 provides an example of the Motorola part numbering nomenclature for the MPC8280. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specifi ...
Page 75
... Revision Date 1.0 2/2004 • Removal of “Advance Information” and “Preliminary.” The MPC8280 is fully qualified. • Table 1: New • Figure 1: Modification to note 2 • Section 1.1: Core frequency range is 166–450 MHz • Addition of ZQ (516 PBGA with Lead spheres) package references • ...
Page 76
... Office. digital dna is a trademark of Motorola, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. Motorola, Inc Equal Opportunity/Affirmative Action Employer. © Motorola, Inc. 2004 MPC8280EC ...